{"id":"https://openalex.org/W2015262470","doi":"https://doi.org/10.1145/2522548.2523137","title":"Fine grain thread scheduling on multicore processors","display_name":"Fine grain thread scheduling on multicore processors","publication_year":2013,"publication_date":"2013-08-22","ids":{"openalex":"https://openalex.org/W2015262470","doi":"https://doi.org/10.1145/2522548.2523137","mag":"2015262470"},"language":"en","primary_location":{"id":"doi:10.1145/2522548.2523137","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2522548.2523137","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th ACM India Computing Convention","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009347732","display_name":"Munish Bhatia","orcid":null},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Munish Bhatia","raw_affiliation_strings":["Birla Institute of Technology and Science Pilani, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science Pilani, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078957790","display_name":"D. C. Kiran","orcid":null},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"D. C. Kiran","raw_affiliation_strings":["Birla Institute of Technology and Science Pilani, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science Pilani, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050499500","display_name":"Janardan Misra","orcid":null},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. P. Misra","raw_affiliation_strings":["Birla Institute of Technology and Science Pilani, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science Pilani, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102858177","display_name":"S. Gurunarayanan","orcid":"https://orcid.org/0000-0002-0548-912X"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Gurunarayanan","raw_affiliation_strings":["Birla Institute of Technology and Science Pilani, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science Pilani, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5009347732"],"corresponding_institution_ids":["https://openalex.org/I74796645"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58976877,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8337546586990356},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7332563996315002},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7013550400733948},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6061826944351196},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5926005244255066},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4929916560649872},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.4709533154964447},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4162834882736206},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.4109395742416382},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.377267062664032},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.26790618896484375},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.21455350518226624},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.146725594997406},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11336612701416016}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8337546586990356},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7332563996315002},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7013550400733948},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6061826944351196},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5926005244255066},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4929916560649872},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.4709533154964447},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4162834882736206},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.4109395742416382},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.377267062664032},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.26790618896484375},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.21455350518226624},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.146725594997406},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11336612701416016},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2522548.2523137","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2522548.2523137","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th ACM India Computing Convention","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W163376471","https://openalex.org/W1492601037","https://openalex.org/W1982205631","https://openalex.org/W2079942837","https://openalex.org/W2099714261","https://openalex.org/W2112805120","https://openalex.org/W2131749445","https://openalex.org/W2139340904","https://openalex.org/W2171010565","https://openalex.org/W2725179571"],"related_works":["https://openalex.org/W4313066767","https://openalex.org/W1999927257","https://openalex.org/W2133085868","https://openalex.org/W4251394608","https://openalex.org/W4253895674","https://openalex.org/W2161845376","https://openalex.org/W2090540916","https://openalex.org/W2062999595","https://openalex.org/W2119554178","https://openalex.org/W2016285626"],"abstract_inverted_index":{"The":[0,21,100,161],"proposed":[1],"work":[2,78],"discusses":[3],"a":[4,38,80,152],"global":[5],"scheduling":[6,81],"technique":[7,82],"for":[8,125],"multicore":[9,26,57],"processors":[10],"with":[11,33],"specific":[12],"focus":[13],"on":[14,37,53,74,93,130,184],"processor":[15],"cores":[16,32,92,147],"having":[17,96],"multiple":[18,91,97,187],"functional":[19,98,188],"units.":[20,99],"design":[22],"philosophy":[23],"of":[24,51,56,61,109,128,133,169,199],"the":[25,49,54,59,65,71,75,88,110,126,131,159,185,200],"architecture":[27],"is":[28,84,102],"to":[29,48,86,150,175],"accommodate":[30],"more":[31,34],"execution":[35],"capabilities":[36],"chip":[39,55,94],"by":[40,104],"reducing":[41],"other":[42],"complex":[43],"and":[44,63,140,171,192],"redundant":[45],"circuits.":[46],"Due":[47],"simplicity":[50],"hardware":[52],"processor,":[58],"onus":[60],"detecting":[62],"exploiting":[64],"instruction":[66,134],"level":[67],"parallelism":[68],"(ILP)":[69],"in":[70,182],"program":[72],"lies":[73],"complier.":[76],"Following":[77],"proposes":[79],"which":[83,178],"used":[85],"schedule":[87],"instructions":[89,129,174],"onto":[90,145],"each":[95,106,176],"goal":[101],"achieved":[103],"dissecting":[105],"basic":[107],"block":[108],"program's":[111],"control":[112],"flow":[113],"graph":[114],"(CFG)":[115],"into":[116],"sub-divisions":[117],"called":[118],"sub-blocks.":[119],"These":[120],"sub-blocks":[121],"are":[122,143],"then":[123,141],"analyzed":[124],"break-up":[127],"basis":[132],"type":[135],"(Integer":[136],"or":[137,165],"Floating":[138],"Point)":[139],"they":[142],"scheduled":[144],"different":[146],"while":[148],"trying":[149],"get":[151],"balanced":[153],"trade-off":[154],"between":[155],"communication":[156],"costs":[157],"amongst":[158],"cores.":[160],"scheduler":[162],"provides":[163],"enough":[164],"approximately":[166],"equal":[167],"number":[168],"integer":[170],"floating":[172,193],"point":[173,194],"core":[177],"may":[179],"be":[180],"executed":[181],"parallel":[183],"core's":[186,201],"units":[189],"(integer":[190],"unit":[191],"units),":[195],"thus":[196],"taking":[197],"advantage":[198],"architecture.":[202]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}