{"id":"https://openalex.org/W1999232651","doi":"https://doi.org/10.1145/2514641.2514647","title":"Design-space exploration and runtime resource management for multicores","display_name":"Design-space exploration and runtime resource management for multicores","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1999232651","doi":"https://doi.org/10.1145/2514641.2514647","mag":"1999232651"},"language":"en","primary_location":{"id":"doi:10.1145/2514641.2514647","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2514641.2514647","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075709004","display_name":"Giovanni Mariani","orcid":"https://orcid.org/0000-0001-7611-5187"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Giovanni Mariani","raw_affiliation_strings":["ALaRI - University of Lugano, Switzerland","[ALaRI, University of Lugano, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ALaRI - University of Lugano, Switzerland","institution_ids":[]},{"raw_affiliation_string":"[ALaRI, University of Lugano, Switzerland]","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["Politecnico di Milano, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086350616","display_name":"Vittorio Zaccaria","orcid":"https://orcid.org/0000-0001-5685-9795"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vittorio Zaccaria","raw_affiliation_strings":["Politecnico di Milano, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristina Silvano","raw_affiliation_strings":["Politecnico di Milano, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5075709004"],"corresponding_institution_ids":["https://openalex.org/I57201433"],"apc_list":null,"apc_paid":null,"fwci":1.9027,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.85452196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"13","issue":"2","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9101598262786865},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7614549994468689},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5117158889770508},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5095818042755127},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4823179244995117},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4664306938648224},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4632697105407715},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4558301568031311},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4364679455757141},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4350188374519348},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4296950697898865},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4124069809913635},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3425150513648987},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17900606989860535}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9101598262786865},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7614549994468689},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5117158889770508},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5095818042755127},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4823179244995117},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4664306938648224},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4632697105407715},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4558301568031311},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4364679455757141},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4350188374519348},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4296950697898865},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4124069809913635},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3425150513648987},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17900606989860535},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2514641.2514647","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2514641.2514647","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/823928","is_oa":false,"landing_page_url":"http://dl.acm.org/citation.cfm?id=2514647","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/8"}],"awards":[{"id":"https://openalex.org/G1829843785","display_name":null,"funder_award_id":"11096","funder_id":"https://openalex.org/F4320321942","funder_display_name":"Hasler Stiftung"}],"funders":[{"id":"https://openalex.org/F4320321942","display_name":"Hasler Stiftung","ror":"https://ror.org/04m3t9183"},{"id":"https://openalex.org/F4320334960","display_name":"Seventh Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W75550020","https://openalex.org/W603008773","https://openalex.org/W1512316761","https://openalex.org/W1533618852","https://openalex.org/W1543403517","https://openalex.org/W1554663460","https://openalex.org/W1567662521","https://openalex.org/W1961183092","https://openalex.org/W1964978749","https://openalex.org/W1976634368","https://openalex.org/W1989650455","https://openalex.org/W2017445257","https://openalex.org/W2018044188","https://openalex.org/W2036581340","https://openalex.org/W2051127830","https://openalex.org/W2056723044","https://openalex.org/W2076647894","https://openalex.org/W2080360626","https://openalex.org/W2084588639","https://openalex.org/W2085830763","https://openalex.org/W2095750393","https://openalex.org/W2096858484","https://openalex.org/W2105321788","https://openalex.org/W2111526171","https://openalex.org/W2115265261","https://openalex.org/W2117299787","https://openalex.org/W2120190808","https://openalex.org/W2120368896","https://openalex.org/W2126105956","https://openalex.org/W2127059250","https://openalex.org/W2132219981","https://openalex.org/W2132420603","https://openalex.org/W2134408405","https://openalex.org/W2136918060","https://openalex.org/W2145021036","https://openalex.org/W2145180784","https://openalex.org/W2150508372","https://openalex.org/W2151415616","https://openalex.org/W2153308922","https://openalex.org/W2157070686","https://openalex.org/W2158034620","https://openalex.org/W2158795061","https://openalex.org/W2159740793","https://openalex.org/W2165100134","https://openalex.org/W2168361773","https://openalex.org/W2171117168","https://openalex.org/W2607159714","https://openalex.org/W2616627863","https://openalex.org/W3004042307","https://openalex.org/W4249753629","https://openalex.org/W6633075811","https://openalex.org/W6714449226"],"related_works":["https://openalex.org/W2152099439","https://openalex.org/W2128523353","https://openalex.org/W2291648581","https://openalex.org/W1984163603","https://openalex.org/W3130422087","https://openalex.org/W2107644726","https://openalex.org/W2102568252","https://openalex.org/W1968980404","https://openalex.org/W1989457680","https://openalex.org/W2163046274"],"abstract_inverted_index":{"Application-specific":[0],"multicore":[1],"architectures":[2],"are":[3],"usually":[4],"designed":[5],"by":[6],"using":[7],"a":[8,13,118,134],"configurable":[9,52,84],"platform":[10],"in":[11,25],"which":[12,121],"set":[14],"of":[15,27,31,76,91,104,163],"parameters":[16,53,70,85],"can":[17,55,87],"be":[18],"tuned":[19],"to":[20,126,144,148,168],"find":[21,56,88],"the":[22,28,49,57,73,77,81,89,100,155,160,164,174],"best":[23],"trade-off":[24],"terms":[26],"selected":[29],"figures":[30],"merit":[32],"(such":[33,61],"as":[34,62,72],"energy,":[35],"delay,":[36],"and":[37,65,67,128],"area).":[38],"This":[39],"multi-objective":[40],"optimization":[41],"phase":[42],"is":[43,107,122],"called":[44],"Design-Space":[45],"Exploration":[46],"(DSE).":[47],"Among":[48,80],"design-time":[50,140],"(hardware)":[51],"we":[54,86,110,132],"memory":[58],"subsystem":[59],"configuration":[60,120],"cache":[63],"size":[64],"associativity)":[66],"other":[68],"architectural":[69],"such":[71],"instruction-level":[74],"parallelism":[75,93],"system":[78,165],"processors.":[79],"runtime":[82,136,161],"(software)":[83],"degree":[90],"task-level":[92],"associated":[94],"with":[95,124,166],"each":[96,149],"application":[97],"running":[98],"on":[99],"platform.":[101],"The":[102],"contribution":[103],"this":[105],"article":[106],"twofold;":[108],"first,":[109],"introduce":[111,133],"an":[112],"evolutionary":[113],"(NSGA-II-based)":[114],"methodology":[115],"for":[116],"identifying":[117],"hardware":[119],"robust":[123],"respect":[125,167],"applications":[127],"corresponding":[129],"datasets.":[130],"Second,":[131],"novel":[135],"heuristic":[137],"that":[138,154],"exploits":[139],"identified":[141],"operating":[142],"points":[143],"provide":[145],"guaranteed":[146],"throughput":[147],"application.":[150],"Experimental":[151],"results":[152],"show":[153],"design-time/runtime":[156],"combined":[157],"approach":[158],"improves":[159],"performance":[162],"existing":[169],"reference":[170],"techniques,":[171],"while":[172],"meeting":[173],"overall":[175],"power":[176],"budget.":[177]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}