{"id":"https://openalex.org/W1992805666","doi":"https://doi.org/10.1145/2513683.2513686","title":"High performance 3-dimensional heterogeneous tree-based FPGA architectures (HT-FPGA)","display_name":"High performance 3-dimensional heterogeneous tree-based FPGA architectures (HT-FPGA)","publication_year":2013,"publication_date":"2013-09-10","ids":{"openalex":"https://openalex.org/W1992805666","doi":"https://doi.org/10.1145/2513683.2513686","mag":"1992805666"},"language":"en","primary_location":{"id":"doi:10.1145/2513683.2513686","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2513683.2513686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th FPGAworld Conference","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00873151","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044271464","display_name":"Vinod Pangracious","orcid":"https://orcid.org/0000-0002-4240-6610"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Vinod Pangracious","raw_affiliation_strings":["LIP6/University Pierre and Marie Curie, Paris, VI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6/University Pierre and Marie Curie, Paris, VI","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6/University Pierre and Marie Curie, Paris, VI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6/University Pierre and Marie Curie, Paris, VI","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088890905","display_name":"Umer Farooq","orcid":"https://orcid.org/0000-0002-5220-4908"},"institutions":[{"id":"https://openalex.org/I16076960","display_name":"COMSATS University Islamabad","ror":"https://ror.org/00nqqvk19","country_code":"PK","type":"education","lineage":["https://openalex.org/I16076960"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Umer Farooq","raw_affiliation_strings":["COMSATS IIT Lahore Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"COMSATS IIT Lahore Pakistan","institution_ids":["https://openalex.org/I16076960"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["FlexRas Technologies, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FlexRas Technologies, Paris, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0676511,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8779090046882629},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.748782753944397},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6615118980407715},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.6337182521820068},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4938874840736389},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4288833737373352},{"id":"https://openalex.org/keywords/tree-network","display_name":"Tree network","score":0.4182341694831848},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3385525941848755},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16052740812301636},{"id":"https://openalex.org/keywords/time-complexity","display_name":"Time complexity","score":0.14565426111221313},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12045195698738098},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08616182208061218}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8779090046882629},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.748782753944397},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6615118980407715},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.6337182521820068},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4938874840736389},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4288833737373352},{"id":"https://openalex.org/C2781010653","wikidata":"https://www.wikidata.org/wiki/Q12056602","display_name":"Tree network","level":3,"score":0.4182341694831848},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3385525941848755},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16052740812301636},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.14565426111221313},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12045195698738098},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08616182208061218},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2513683.2513686","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2513683.2513686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th FPGAworld Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00873151v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00873151","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"FPGAworld'13 - The 10th FPGAworld Conference, Sep 2013, Stockholm, Sweden. pp.3:1-3:6, ⟨10.1145/2513683.2513686⟩","raw_type":"Conference papers"},{"id":"pmh:oai:sure.sunderland.ac.uk:16365","is_oa":false,"landing_page_url":"http://sure.sunderland.ac.uk/id/eprint/16365/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402295","display_name":"Sunderland Repository (University of Sunderland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5728261","host_organization_name":"University of Sunderland","host_organization_lineage":["https://openalex.org/I5728261"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00873151v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00873151","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"FPGAworld'13 - The 10th FPGAworld Conference, Sep 2013, Stockholm, Sweden. pp.3:1-3:6, ⟨10.1145/2513683.2513686⟩","raw_type":"Conference papers"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W68733363","https://openalex.org/W1484050268","https://openalex.org/W1581887721","https://openalex.org/W2026717319","https://openalex.org/W2047199967","https://openalex.org/W2093341341","https://openalex.org/W2132668926","https://openalex.org/W2139109474","https://openalex.org/W2152446494","https://openalex.org/W2157890680","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2346214237","https://openalex.org/W2074659255","https://openalex.org/W2161760510","https://openalex.org/W2157047836","https://openalex.org/W2361857689","https://openalex.org/W2102134636","https://openalex.org/W4226003002"],"abstract_inverted_index":{"We":[0,97],"describe":[1],"the":[2,27,36,46,61,69,81,89,93,100,106,111],"design":[3,52],"and":[4,31,74,103,115,119,129],"exploration":[5],"methodology":[6],"to":[7,25,38,67,87,133],"optimize":[8,26,88],"3-dimensional":[9],"(3D)":[10],"Heterogeneous":[11],"Tree-based":[12],"FPGAs":[13],"(HT-FPGAs)":[14],"by":[15,127],"introducing":[16],"a":[17,20,40,55],"break-point":[18,59],"at":[19],"particular":[21],"tree":[22,48,64,84,95],"level":[23],"interconnect":[24,90],"speed,":[28],"power":[29,104],"consumption":[30],"area.":[32],"The":[33,58],"ability":[34],"of":[35,45,60,71,92,105],"flow":[37,114],"decide":[39],"horizontal":[41],"or":[42],"vertical":[43,118],"partitioning":[44],"programmable":[47,94],"network":[49],"based":[50],"on":[51],"specifications":[53],"is":[54,65,85],"defining":[56],"feature.":[57],"vertically":[62],"partitioned":[63,83,121],"designed":[66,86],"balance":[68],"placement":[70],"logic":[72],"blocks":[73,76],"switch":[75],"into":[77],"multiple":[78],"tiers":[79],"while":[80],"horizontally":[82,120],"delay":[91],"network.":[96],"finally":[98],"evaluate":[99],"performance,":[101],"area":[102],"proposed":[107],"3D":[108,122],"HT-FPGA":[109,124],"using":[110],"newly":[112],"developed":[113],"show":[116],"that":[117],"stacked":[123],"improves":[125],"speed":[126],"16%":[128],"55%":[130],"respectively":[131],"compared":[132],"2D":[134],"planar":[135],"design.":[136]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}