{"id":"https://openalex.org/W1964057521","doi":"https://doi.org/10.1145/2513456.2513495","title":"Hardware evolution of a digital circuit using a custom VLSI architecture","display_name":"Hardware evolution of a digital circuit using a custom VLSI architecture","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1964057521","doi":"https://doi.org/10.1145/2513456.2513495","mag":"1964057521"},"language":"en","primary_location":{"id":"doi:10.1145/2513456.2513495","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2513456.2513495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the South African Institute for Computer Scientists and Information Technologists Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044364565","display_name":"Allan Edward van den Berg","orcid":null},"institutions":[{"id":"https://openalex.org/I99712911","display_name":"Nelson Mandela University","ror":"https://ror.org/03r1jm528","country_code":"ZA","type":"education","lineage":["https://openalex.org/I99712911"]}],"countries":["ZA"],"is_corresponding":true,"raw_author_name":"Allan Edward van den Berg","raw_affiliation_strings":["Nelson Mandela Metropolitan University, Port Elizabeth"],"affiliations":[{"raw_affiliation_string":"Nelson Mandela Metropolitan University, Port Elizabeth","institution_ids":["https://openalex.org/I99712911"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090747678","display_name":"Farouk Smith","orcid":"https://orcid.org/0000-0003-4417-7388"},"institutions":[{"id":"https://openalex.org/I99712911","display_name":"Nelson Mandela University","ror":"https://ror.org/03r1jm528","country_code":"ZA","type":"education","lineage":["https://openalex.org/I99712911"]}],"countries":["ZA"],"is_corresponding":false,"raw_author_name":"Farouk Smith","raw_affiliation_strings":["Nelson Mandela Metropolitan University, Port Elizabeth"],"affiliations":[{"raw_affiliation_string":"Nelson Mandela Metropolitan University, Port Elizabeth","institution_ids":["https://openalex.org/I99712911"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5044364565"],"corresponding_institution_ids":["https://openalex.org/I99712911"],"apc_list":null,"apc_paid":null,"fwci":0.4809,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.74113055,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"378","last_page":"387"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9538999795913696,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.888884961605072},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7028321027755737},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6421206593513489},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.597575306892395},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5620765089988708},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5479276180267334},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5098404288291931},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4873819947242737},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.4225013852119446}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.888884961605072},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7028321027755737},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6421206593513489},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.597575306892395},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5620765089988708},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5479276180267334},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5098404288291931},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4873819947242737},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.4225013852119446},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2513456.2513495","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2513456.2513495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the South African Institute for Computer Scientists and Information Technologists Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W119661148","https://openalex.org/W595921443","https://openalex.org/W1486919307","https://openalex.org/W1489568789","https://openalex.org/W1498570123","https://openalex.org/W1507390185","https://openalex.org/W1510696367","https://openalex.org/W1515510785","https://openalex.org/W1526455201","https://openalex.org/W1539012905","https://openalex.org/W1575469687","https://openalex.org/W2063179671","https://openalex.org/W2077571245","https://openalex.org/W2099179746","https://openalex.org/W2117099910","https://openalex.org/W2120845408","https://openalex.org/W2139631086","https://openalex.org/W2147573317","https://openalex.org/W2487430748","https://openalex.org/W2798741797","https://openalex.org/W6629274794","https://openalex.org/W6630816227","https://openalex.org/W6674739563","https://openalex.org/W6728507835"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W272033699","https://openalex.org/W1692883217","https://openalex.org/W2406926880"],"abstract_inverted_index":{"The":[0,30],"target-independent":[1],"Virtual-FPGA":[2],"(V-FPGA)":[3],"is":[4],"a":[5,20],"virtual":[6,38],"very-large-scale":[7],"integration":[8],"system":[9],"architecture":[10,32],"used":[11],"to":[12,36,49],"facilitate":[13],"computer":[14],"hardware":[15,27],"evolution.":[16],"It":[17],"resides":[18],"as":[19],"second":[21],"configuration-layer":[22],"on":[23],"top":[24],"of":[25],"any":[26,43],"FPGA":[28],"layer.":[29],"V-FPGA":[31],"allows":[33],"direct":[34],"access":[35],"its":[37],"configuration":[39],"bits,":[40],"thereby":[41],"allowing":[42],"combinational":[44],"or":[45],"sequential":[46],"digital":[47],"circuit":[48],"be":[50],"realized.":[51]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}