{"id":"https://openalex.org/W2162419804","doi":"https://doi.org/10.1145/2512989.2512995","title":"Chip-multiprocessor hardware locks for safety-critical Java","display_name":"Chip-multiprocessor hardware locks for safety-critical Java","publication_year":2013,"publication_date":"2013-10-09","ids":{"openalex":"https://openalex.org/W2162419804","doi":"https://doi.org/10.1145/2512989.2512995","mag":"2162419804"},"language":"en","primary_location":{"id":"doi:10.1145/2512989.2512995","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2512989.2512995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th International Workshop on Java Technologies for Real-time and Embedded Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080745936","display_name":"T\u00f3rur Biskopst\u00f8 Str\u00f8m","orcid":"https://orcid.org/0000-0002-7126-608X"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"T\u00f3rur Biskopst\u00f8 Str\u00f8m","raw_affiliation_strings":["Technical University of Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043051710","display_name":"Wolfgang Puffitsch","orcid":null},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Wolfgang Puffitsch","raw_affiliation_strings":["Technical University of Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083205602","display_name":"Martin Schoeberl","orcid":"https://orcid.org/0000-0003-2366-382X"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Martin Schoeberl","raw_affiliation_strings":["Technical University of Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I96673099"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"46"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8351718187332153},{"id":"https://openalex.org/keywords/embedded-java","display_name":"Embedded Java","score":0.7676260471343994},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6470482349395752},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6358453631401062},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.5907907485961914},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.5886644721031189},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5537407398223877},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.48871707916259766},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.48679110407829285},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.46126657724380493},{"id":"https://openalex.org/keywords/java-concurrency","display_name":"Java concurrency","score":0.4322199821472168},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4242202639579773},{"id":"https://openalex.org/keywords/real-time-java","display_name":"Real time Java","score":0.4236561954021454},{"id":"https://openalex.org/keywords/embedded-software","display_name":"Embedded software","score":0.4233781695365906},{"id":"https://openalex.org/keywords/critical-section","display_name":"Critical section","score":0.42320355772972107},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36410561203956604},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08121386170387268}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8351718187332153},{"id":"https://openalex.org/C175224512","wikidata":"https://www.wikidata.org/wiki/Q1334980","display_name":"Embedded Java","level":5,"score":0.7676260471343994},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6470482349395752},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6358453631401062},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.5907907485961914},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.5886644721031189},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5537407398223877},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.48871707916259766},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.48679110407829285},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.46126657724380493},{"id":"https://openalex.org/C181907185","wikidata":"https://www.wikidata.org/wiki/Q1100098","display_name":"Java concurrency","level":4,"score":0.4322199821472168},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4242202639579773},{"id":"https://openalex.org/C132106392","wikidata":"https://www.wikidata.org/wiki/Q1373903","display_name":"Real time Java","level":3,"score":0.4236561954021454},{"id":"https://openalex.org/C154488198","wikidata":"https://www.wikidata.org/wiki/Q1335007","display_name":"Embedded software","level":3,"score":0.4233781695365906},{"id":"https://openalex.org/C124343487","wikidata":"https://www.wikidata.org/wiki/Q1046373","display_name":"Critical section","level":2,"score":0.42320355772972107},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36410561203956604},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08121386170387268},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2512989.2512995","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2512989.2512995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th International Workshop on Java Technologies for Real-time and Embedded Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.661.6984","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.661.6984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.jopdesign.com/doc/cmphwlocks.pdf","raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:publications/b78c5c13-3ceb-4f2d-807c-9eb862891b8e","is_oa":false,"landing_page_url":"https://orbit.dtu.dk/en/publications/b78c5c13-3ceb-4f2d-807c-9eb862891b8e","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Str\u00f8m , T B , Puffitsch , W & Schoeberl , M 2013 , Chip-Multiprocessor Hardware Locks for Safety-Critical Java . in Proceedings of the 11th International Workshop on Java Technologies for Real-time and Embedded Systems . Association for Computing Machinery , pp. 38-46 , 11th International Workshop on Java Technologies for Real-time and Embedded Systems (JTRES 2013) , Karlsruhe , Germany , 09/10/2013 . https://doi.org/10.1145/2512989.2512995","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W113754791","https://openalex.org/W1535111405","https://openalex.org/W1541888410","https://openalex.org/W1711245081","https://openalex.org/W1715210439","https://openalex.org/W2016184652","https://openalex.org/W2022185456","https://openalex.org/W2034833774","https://openalex.org/W2037676168","https://openalex.org/W2042352414","https://openalex.org/W2057433895","https://openalex.org/W2066744234","https://openalex.org/W2077948478","https://openalex.org/W2094449661","https://openalex.org/W2094689025","https://openalex.org/W2106974838","https://openalex.org/W2111906340","https://openalex.org/W2115597529","https://openalex.org/W2119061637","https://openalex.org/W2129354145","https://openalex.org/W2136658590","https://openalex.org/W2143006785","https://openalex.org/W2143798995","https://openalex.org/W2144920761","https://openalex.org/W2156324992","https://openalex.org/W2160293203","https://openalex.org/W2164746995","https://openalex.org/W2170958955","https://openalex.org/W2187007972","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1780290295","https://openalex.org/W2170470279","https://openalex.org/W2381349830","https://openalex.org/W2121819567","https://openalex.org/W2130106957","https://openalex.org/W2008632039","https://openalex.org/W2114176944","https://openalex.org/W2034140640","https://openalex.org/W2169322540","https://openalex.org/W2162419804"],"abstract_inverted_index":{"Accessing":[0],"shared":[1],"resources":[2],"in":[3,24,30,75],"multicore":[4],"systems":[5],"is":[6,16,64,83],"usually":[7],"protected":[8],"by":[9],"a":[10,25,44,53,86],"software":[11,87],"locking":[12,55],"mechanism,":[13],"which":[14],"itself":[15],"implemented":[17,65],"through":[18],"atomic":[19],"operations.":[20],"This":[21],"can":[22],"result":[23],"large":[26],"synchronization":[27,60],"overhead,":[28],"which,":[29],"the":[31,37,59,67,71,76,92],"context":[32,77],"of":[33,70,78],"real-time":[34],"systems,":[35],"increases":[36],"worst-case":[38],"execution":[39],"time":[40],"and":[41,91],"may":[42],"void":[43],"task":[45],"set's":[46],"schedulability.":[47],"In":[48],"this":[49],"paper":[50],"we":[51],"present":[52],"hardware":[54,93],"mechanism":[56],"to":[57,85],"reduce":[58],"overhead.":[61],"The":[62,81,89],"solution":[63],"for":[66],"chip-multiprocessor":[68],"version":[69],"Java":[72],"Optimized":[73],"Processor":[74],"safety-critical":[79],"Java.":[80],"implementation":[82],"compared":[84],"solution.":[88],"performance":[90],"cost":[94],"are":[95],"evaluated.":[96]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}