{"id":"https://openalex.org/W2024174517","doi":"https://doi.org/10.1145/2499625.2499627","title":"Towards development of an analytical model relating FPGA architecture parameters to routability","display_name":"Towards development of an analytical model relating FPGA architecture parameters to routability","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W2024174517","doi":"https://doi.org/10.1145/2499625.2499627","mag":"2024174517"},"language":"en","primary_location":{"id":"doi:10.1145/2499625.2499627","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2499625.2499627","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022760732","display_name":"Joydip Das","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Joydip Das","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.4697,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68486497,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"6","issue":"2","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9108677506446838},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7875288724899292},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7785990238189697},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6486928462982178},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6482732892036438},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6041355133056641},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5969690084457397},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5036999583244324},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.490804523229599},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.4679618775844574},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4157170057296753},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3731818199157715},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34052589535713196},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09884357452392578},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.08523502945899963},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06916183233261108}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9108677506446838},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7875288724899292},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7785990238189697},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6486928462982178},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6482732892036438},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6041355133056641},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5969690084457397},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5036999583244324},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.490804523229599},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.4679618775844574},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4157170057296753},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3731818199157715},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34052589535713196},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09884357452392578},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.08523502945899963},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06916183233261108},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2499625.2499627","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2499625.2499627","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1524957862","https://openalex.org/W1585249527","https://openalex.org/W1603767330","https://openalex.org/W1964692111","https://openalex.org/W1989477191","https://openalex.org/W1991530123","https://openalex.org/W1991536882","https://openalex.org/W2009879748","https://openalex.org/W2028954821","https://openalex.org/W2035847677","https://openalex.org/W2040754313","https://openalex.org/W2065217265","https://openalex.org/W2083536322","https://openalex.org/W2094175805","https://openalex.org/W2098095072","https://openalex.org/W2102503881","https://openalex.org/W2110265185","https://openalex.org/W2111104699","https://openalex.org/W2111158608","https://openalex.org/W2113645429","https://openalex.org/W2115402073","https://openalex.org/W2117889403","https://openalex.org/W2125990954","https://openalex.org/W2131696304","https://openalex.org/W2142663038","https://openalex.org/W2144321909","https://openalex.org/W2151872233","https://openalex.org/W2156478854","https://openalex.org/W2163064147","https://openalex.org/W2168570968","https://openalex.org/W2169621137","https://openalex.org/W2178873339","https://openalex.org/W2275304190","https://openalex.org/W2541217327","https://openalex.org/W2602816542","https://openalex.org/W4229487452","https://openalex.org/W4256356508","https://openalex.org/W6677609702"],"related_works":["https://openalex.org/W2535403365","https://openalex.org/W1486911645","https://openalex.org/W2183601056","https://openalex.org/W2091330445","https://openalex.org/W4393106778","https://openalex.org/W2476941693","https://openalex.org/W2295734895","https://openalex.org/W1605920217","https://openalex.org/W2387024331","https://openalex.org/W2380540763"],"abstract_inverted_index":{"We":[0,57,73,82,130],"present":[1,84],"an":[2,35,85,126],"analytical":[3,108],"model":[4,19,77,92,111,134],"relating":[5],"FPGA":[6,66,99,137,145],"architectural":[7],"parameters":[8],"to":[9,17,50,64,88,115,142],"the":[10,13,18,21,25,28,38,55,60,65,76,104,118],"routability":[11,80,119],"of":[12,37,40,125],"FPGA.":[14,56],"The":[15,32],"inputs":[16],"include":[20],"channel":[22],"width":[23],"and":[24,27,140],"connection":[26],"switch":[29],"block":[30],"flexibilities.":[31],"output":[33],"is":[34,62],"estimate":[36],"proportion":[39],"nets":[41],"in":[42],"a":[43,68,95],"large":[44],"circuit":[45,61],"that":[46,59,75,90,132],"can":[47,112],"be":[48,51,94,113],"expected":[49],"successfully":[52],"routed":[53,63],"on":[54,107],"assume":[58],"using":[67],"single-step":[69],"combined":[70,102],"global/detailed":[71],"router.":[72],"show":[74],"correctly":[78],"predicts":[79],"trends.":[81],"also":[83],"example":[86],"application":[87],"demonstrate":[89],"this":[91,133],"may":[93],"valuable":[96],"tool":[97],"for":[98],"architects.":[100],"When":[101],"with":[103],"earlier":[105],"works":[106],"modeling,":[109],"our":[110],"used":[114],"quickly":[116,143],"predict":[117],"without":[120],"going":[121],"through":[122],"any":[123],"stage":[124],"expensive":[127],"CAD":[128],"flow.":[129],"envisage":[131],"will":[135],"benefit":[136],"architecture":[138],"designers":[139],"vendors":[141],"evaluate":[144],"routing":[146],"fabrics.":[147]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}