{"id":"https://openalex.org/W1986688199","doi":"https://doi.org/10.1145/2486159.2486192","title":"HEX","display_name":"HEX","publication_year":2013,"publication_date":"2013-07-16","ids":{"openalex":"https://openalex.org/W1986688199","doi":"https://doi.org/10.1145/2486159.2486192","mag":"1986688199"},"language":"en","primary_location":{"id":"doi:10.1145/2486159.2486192","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2486159.2486192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the twenty-fifth annual ACM symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013225896","display_name":"Danny Dolev","orcid":"https://orcid.org/0000-0001-8853-0644"},"institutions":[{"id":"https://openalex.org/I197251160","display_name":"Hebrew University of Jerusalem","ror":"https://ror.org/03qxff017","country_code":"IL","type":"education","lineage":["https://openalex.org/I197251160"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Danny Dolev","raw_affiliation_strings":["Hebrew University of Jerusalem, Jerusalem, Israel","Hebrew University of Jerusalem, Jerusalem, Israel > > > >"],"affiliations":[{"raw_affiliation_string":"Hebrew University of Jerusalem, Jerusalem, Israel","institution_ids":["https://openalex.org/I197251160"]},{"raw_affiliation_string":"Hebrew University of Jerusalem, Jerusalem, Israel > > > >","institution_ids":["https://openalex.org/I197251160"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049530550","display_name":"Matthias F\u00fcgger","orcid":"https://orcid.org/0000-0001-5765-0301"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Matthias F\u00fcgger","raw_affiliation_strings":["Vienna University of Technology, Vienna, Austria","Vienna University of technology, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Vienna University of Technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Vienna University of technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006005471","display_name":"Christoph Lenzen","orcid":"https://orcid.org/0000-0002-3290-0674"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christoph Lenzen","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA","Massachusetts Institute of Technology; ,; Cambridge MA USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Massachusetts Institute of Technology; ,; Cambridge MA USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057664237","display_name":"Martin Perner","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Martin Perner","raw_affiliation_strings":["Vienna University of Technology, Vienna, Austria","Vienna University of technology, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Vienna University of Technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Vienna University of technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006249454","display_name":"Ulrich Schmid","orcid":"https://orcid.org/0000-0001-9831-8583"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Ulrich Schmid","raw_affiliation_strings":["Vienna University of Technology, Vienna, Austria","Vienna University of technology, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Vienna University of Technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Vienna University of technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5013225896"],"corresponding_institution_ids":["https://openalex.org/I197251160"],"apc_list":null,"apc_paid":null,"fwci":1.5761,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.82715829,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"164","last_page":"175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6975471377372742},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.6941829919815063},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6913968324661255},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.629452109336853},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5988126397132874},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5224555730819702},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4555834233760834},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44103318452835083},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.42837655544281006},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40439650416374207},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3953714966773987},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3815746307373047},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3556024432182312},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3409138321876526},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23739925026893616},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1479308009147644},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14627838134765625},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.1083492636680603},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06376922130584717}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6975471377372742},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.6941829919815063},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6913968324661255},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.629452109336853},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5988126397132874},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5224555730819702},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4555834233760834},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44103318452835083},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.42837655544281006},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40439650416374207},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3953714966773987},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3815746307373047},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3556024432182312},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3409138321876526},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23739925026893616},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1479308009147644},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14627838134765625},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.1083492636680603},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06376922130584717},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2486159.2486192","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2486159.2486192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the twenty-fifth annual ACM symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W186740131","https://openalex.org/W1528077595","https://openalex.org/W1580179882","https://openalex.org/W1609287256","https://openalex.org/W1965227121","https://openalex.org/W1981802877","https://openalex.org/W2037181413","https://openalex.org/W2041950850","https://openalex.org/W2051640085","https://openalex.org/W2085344061","https://openalex.org/W2096279303","https://openalex.org/W2107911777","https://openalex.org/W2108367269","https://openalex.org/W2110142332","https://openalex.org/W2111132249","https://openalex.org/W2111991111","https://openalex.org/W2115468286","https://openalex.org/W2124479794","https://openalex.org/W2137807823","https://openalex.org/W2140030028","https://openalex.org/W2143113709","https://openalex.org/W2143420037","https://openalex.org/W2146925387","https://openalex.org/W2152753377","https://openalex.org/W2158263501","https://openalex.org/W2163748441","https://openalex.org/W2167308418","https://openalex.org/W2170009145","https://openalex.org/W2570814570","https://openalex.org/W2746505796","https://openalex.org/W2953052120","https://openalex.org/W4246314521","https://openalex.org/W6645842048"],"related_works":["https://openalex.org/W2052455055","https://openalex.org/W4386968318","https://openalex.org/W1506442459","https://openalex.org/W2174922170","https://openalex.org/W2090237663","https://openalex.org/W2169622190","https://openalex.org/W331180034","https://openalex.org/W2147595938","https://openalex.org/W853533475","https://openalex.org/W2224788396"],"abstract_inverted_index":{"We":[0],"argue":[1],"that":[2],"grid":[3],"structures":[4],"are":[5],"a":[6,16,31,41],"very":[7],"promising":[8],"alternative":[9],"to":[10],"the":[11,37],"standard":[12],"approach":[13],"for":[14],"distributing":[15],"clock":[17,33,43],"signal":[18,38,50],"throughout":[19],"VLSI":[20],"circuits":[21],"and":[22,48],"other":[23],"hardware":[24],"devices.":[25],"Traditionally,":[26],"this":[27],"is":[28],"accomplished":[29],"by":[30,40],"delay-balanced":[32],"tree,":[34],"which":[35],"distributes":[36],"supplied":[39],"single":[42],"source":[44],"via":[45],"carefully":[46],"engineered":[47],"buffered":[49],"paths.":[51]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}