{"id":"https://openalex.org/W1999786966","doi":"https://doi.org/10.1145/2485922.2485965","title":"Studying multicore processor scaling via reuse distance analysis","display_name":"Studying multicore processor scaling via reuse distance analysis","publication_year":2013,"publication_date":"2013-06-23","ids":{"openalex":"https://openalex.org/W1999786966","doi":"https://doi.org/10.1145/2485922.2485965","mag":"1999786966"},"language":"en","primary_location":{"id":"doi:10.1145/2485922.2485965","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2485922.2485965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 40th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081161562","display_name":"Meng-Ju Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Meng-Ju Wu","raw_affiliation_strings":["University of Maryland at College Park","University of Maryland, at College Park"],"affiliations":[{"raw_affiliation_string":"University of Maryland at College Park","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, at College Park","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055699321","display_name":"Minshu Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minshu Zhao","raw_affiliation_strings":["University of Maryland at College Park","University of Maryland, at College Park"],"affiliations":[{"raw_affiliation_string":"University of Maryland at College Park","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, at College Park","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042239243","display_name":"Donald Yeung","orcid":"https://orcid.org/0000-0003-0341-2644"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donald Yeung","raw_affiliation_strings":["University of Maryland at College Park","University of Maryland, at College Park"],"affiliations":[{"raw_affiliation_string":"University of Maryland at College Park","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, at College Park","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5081161562"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":5.0743,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.95194212,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"499","last_page":"510"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.8734204769134521},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7976150512695312},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7834360599517822},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6911957263946533},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5900102853775024},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5275789499282837},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.5095096230506897},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.49734142422676086},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.47313252091407776},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.468955934047699},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.45803454518318176},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4543026387691498},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.43726539611816406},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41025757789611816},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18069973587989807},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09810736775398254},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0894269347190857}],"concepts":[{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.8734204769134521},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7976150512695312},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7834360599517822},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6911957263946533},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5900102853775024},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5275789499282837},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.5095096230506897},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.49734142422676086},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.47313252091407776},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.468955934047699},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.45803454518318176},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4543026387691498},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.43726539611816406},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41025757789611816},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18069973587989807},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09810736775398254},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0894269347190857},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2485922.2485965","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2485922.2485965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 40th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.296.4943","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.296.4943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://maggini.eng.umd.edu/pub/wu-isca13.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G2398785955","display_name":null,"funder_award_id":"HR0011-13-2-0005","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G4111922436","display_name":null,"funder_award_id":"CCF-1117042","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W21782772","https://openalex.org/W1574846734","https://openalex.org/W1965100924","https://openalex.org/W1984624033","https://openalex.org/W2016842024","https://openalex.org/W2020035025","https://openalex.org/W2024717934","https://openalex.org/W2032616619","https://openalex.org/W2088564353","https://openalex.org/W2091250014","https://openalex.org/W2118703320","https://openalex.org/W2120368896","https://openalex.org/W2134633067","https://openalex.org/W2143670137","https://openalex.org/W2145021036","https://openalex.org/W2145871983","https://openalex.org/W2155131419","https://openalex.org/W2155396321","https://openalex.org/W2169875292","https://openalex.org/W2472647252","https://openalex.org/W2535359146","https://openalex.org/W4239813889","https://openalex.org/W4241057782","https://openalex.org/W4247215724","https://openalex.org/W4253600508","https://openalex.org/W6681352259"],"related_works":["https://openalex.org/W2363677236","https://openalex.org/W2007964072","https://openalex.org/W2102140193","https://openalex.org/W4205439893","https://openalex.org/W2001031944","https://openalex.org/W2085237598","https://openalex.org/W2006835125","https://openalex.org/W2159870643","https://openalex.org/W2182859437","https://openalex.org/W2594155508"],"abstract_inverted_index":{"The":[0,22],"trend":[1],"for":[2],"multicore":[3],"processors":[4],"is":[5,30,41],"towards":[6],"increasing":[7],"numbers":[8],"of":[9,13,28,71,93],"cores,":[10],"with":[11],"100s":[12],"cores--i.e.":[14],"large-scale":[15],"chip":[16],"multiprocessors":[17],"(LCMPs)--possible":[18],"in":[19],"the":[20,26,31,91],"future.":[21],"key":[23],"to":[24,68,81,99],"realizing":[25],"potential":[27],"LCMPs":[29],"cache":[32],"hierarchy,":[33],"so":[34],"studying":[35],"how":[36],"memory":[37],"performance":[38],"will":[39],"scale":[40],"crucial.":[42],"Reuse":[43],"distance":[44,60,65],"(RD)":[45],"analysis":[46,70,92],"can":[47],"help":[48],"architects":[49],"do":[50],"this.":[51],"In":[52],"particular,":[53],"recent":[54],"work":[55],"has":[56],"developed":[57,80],"concurrent":[58],"reuse":[59,64],"(CRD)":[61],"and":[62,73,87],"private":[63,74],"(PRD)":[66],"profiles":[67,83],"enable":[69],"shared":[72],"caches.":[75],"Also,":[76],"techniques":[77],"have":[78],"been":[79],"predict":[82],"across":[84],"problem":[85],"size":[86],"core":[88],"count,":[89],"enabling":[90],"configurations":[94],"that":[95],"are":[96],"too":[97],"large":[98],"simulate.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}