{"id":"https://openalex.org/W2074812550","doi":"https://doi.org/10.1145/2485922.2485935","title":"Triggered instructions","display_name":"Triggered instructions","publication_year":2013,"publication_date":"2013-06-23","ids":{"openalex":"https://openalex.org/W2074812550","doi":"https://doi.org/10.1145/2485922.2485935","mag":"2074812550"},"language":"en","primary_location":{"id":"doi:10.1145/2485922.2485935","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2485922.2485935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 40th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024901904","display_name":"Angshuman Parashar","orcid":"https://orcid.org/0000-0001-9936-6501"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Angshuman Parashar","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009910914","display_name":"Michael Pellauer","orcid":"https://orcid.org/0000-0002-5305-4307"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Pellauer","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109306000","display_name":"Michael Adler","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Adler","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005443434","display_name":"Bushra Ahsan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bushra Ahsan","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060189926","display_name":"Neal Crago","orcid":"https://orcid.org/0000-0001-7774-0531"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Neal Crago","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078894707","display_name":"Daniel Lustig","orcid":"https://orcid.org/0000-0001-9763-7304"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Lustig","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034290853","display_name":"\u0412. \u0412. \u041f\u0430\u0432\u043b\u043e\u0432","orcid":"https://orcid.org/0000-0002-0629-5765"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vladimir Pavlov","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053597061","display_name":"Antonia Zhai","orcid":"https://orcid.org/0000-0002-8921-1415"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Antonia Zhai","raw_affiliation_strings":["Intel Corporation, Hudson, MA and University of Minnesota, Minneapolis, MN","Intel Corporation, Hudson, MA and University of Minnesota, Minneapolis, MN#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA and University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I130238516"]},{"raw_affiliation_string":"Intel Corporation, Hudson, MA and University of Minnesota, Minneapolis, MN#TAB#","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075681742","display_name":"Mohit Gambhir","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohit Gambhir","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078825915","display_name":"Aamer Jaleel","orcid":"https://orcid.org/0000-0002-5709-2992"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aamer Jaleel","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042818004","display_name":"R. Allmon","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Randy Allmon","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009749854","display_name":"Rachid Rayess","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rachid Rayess","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082025700","display_name":"Stephen Maresh","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen Maresh","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joel Emer","raw_affiliation_strings":["Intel Corporation, Hudson, MA and CSAIL, MIT, Cambridge, MA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA and CSAIL, MIT, Cambridge, MA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":14,"corresponding_author_ids":["https://openalex.org/A5024901904"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":13.5541,"has_fulltext":false,"cited_by_count":111,"citation_normalized_percentile":{"value":0.99151861,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"153"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8911033868789673},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.8537376523017883},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.6247979998588562},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5520110130310059},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5029744505882263},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4894760847091675},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4884756803512573},{"id":"https://openalex.org/keywords/mechanism","display_name":"Mechanism (biology)","score":0.4807741045951843},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43918541073799133},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3563961386680603},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.24441412091255188}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8911033868789673},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.8537376523017883},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.6247979998588562},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5520110130310059},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5029744505882263},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4894760847091675},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4884756803512573},{"id":"https://openalex.org/C89611455","wikidata":"https://www.wikidata.org/wiki/Q6804646","display_name":"Mechanism (biology)","level":2,"score":0.4807741045951843},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43918541073799133},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3563961386680603},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.24441412091255188},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2485922.2485935","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2485922.2485935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 40th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W28111902","https://openalex.org/W105298322","https://openalex.org/W1506687165","https://openalex.org/W1857327297","https://openalex.org/W1985108724","https://openalex.org/W2005345974","https://openalex.org/W2017086619","https://openalex.org/W2049558311","https://openalex.org/W2056999868","https://openalex.org/W2066210260","https://openalex.org/W2097117297","https://openalex.org/W2107923684","https://openalex.org/W2115294662","https://openalex.org/W2115611348","https://openalex.org/W2121082877","https://openalex.org/W2122992089","https://openalex.org/W2130408605","https://openalex.org/W2137380783","https://openalex.org/W2142501475","https://openalex.org/W2147345262","https://openalex.org/W2163599210","https://openalex.org/W2164939754","https://openalex.org/W2165099691","https://openalex.org/W2171532807","https://openalex.org/W2172212694","https://openalex.org/W2180088390","https://openalex.org/W3143533263","https://openalex.org/W4239997146","https://openalex.org/W4250273962","https://openalex.org/W6601172623"],"related_works":["https://openalex.org/W1974255332","https://openalex.org/W4302771143","https://openalex.org/W2378666660","https://openalex.org/W2993981457","https://openalex.org/W2169040626","https://openalex.org/W2593142409","https://openalex.org/W1567437828","https://openalex.org/W1486503416","https://openalex.org/W4253310332","https://openalex.org/W1599444852"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"triggered":[5],"instructions,":[6],"a":[7,53,80],"novel":[8],"control":[9],"paradigm":[10],"for":[11],"arrays":[12],"of":[13,64],"processing":[14],"elements":[15],"(PEs)":[16],"aimed":[17],"at":[18],"exploiting":[19],"spatial":[20],"parallelism.":[21],"Triggered":[22],"instructions":[23],"completely":[24],"eliminate":[25],"the":[26,62],"program":[27],"counter":[28],"and":[29,71],"allow":[30,43],"programs":[31],"to":[32,46,56],"transition":[33],"concisely":[34],"between":[35],"states":[36],"without":[37],"explicit":[38],"branch":[39],"instructions.":[40],"They":[41],"also":[42],"efficient":[44],"reactivity":[45],"inter-PE":[47],"communication":[48],"traffic.":[49],"The":[50],"approach":[51],"provides":[52],"unified":[54],"mechanism":[55],"avoid":[57],"over-serialized":[58],"execution,":[59],"essentially":[60],"achieving":[61],"effect":[63],"techniques":[65],"such":[66],"as":[67],"dynamic":[68],"instruction":[69],"reordering":[70],"multithreading,":[72],"which":[73],"each":[74],"require":[75],"distinct":[76],"hardware":[77],"mechanisms":[78],"in":[79],"traditional":[81],"sequential":[82],"architecture.":[83]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":15},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":13},{"year":2014,"cited_by_count":16},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}