{"id":"https://openalex.org/W2138404611","doi":"https://doi.org/10.1145/2483028.2483133","title":"A hardware-efficient architecture for embedded real-time cascaded support vector machines classification","display_name":"A hardware-efficient architecture for embedded real-time cascaded support vector machines classification","publication_year":2013,"publication_date":"2013-05-02","ids":{"openalex":"https://openalex.org/W2138404611","doi":"https://doi.org/10.1145/2483028.2483133","mag":"2138404611"},"language":"en","primary_location":{"id":"doi:10.1145/2483028.2483133","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085843780","display_name":"Christos Kyrkou","orcid":"https://orcid.org/0000-0002-7926-7642"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":true,"raw_author_name":"Christos Kyrkou","raw_affiliation_strings":["University of Cyprus & KIOS Research Center, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"University of Cyprus & KIOS Research Center, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041366767","display_name":"Theocharis Theocharides","orcid":"https://orcid.org/0000-0001-7222-9152"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Theocharis Theocharides","raw_affiliation_strings":["University of Cyprus & KIOS Research Center, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"University of Cyprus & KIOS Research Center, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041150785","display_name":"Christos-Savvas Bouganis","orcid":"https://orcid.org/0000-0002-4906-4510"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Christos Savvas Bouganis","raw_affiliation_strings":["Imperial College London, London, England UK","[Imperial College London, London, England, UK]"],"affiliations":[{"raw_affiliation_string":"Imperial College London, London, England UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Imperial College London, London, England, UK]","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085843780"],"corresponding_institution_ids":["https://openalex.org/I34771391"],"apc_list":null,"apc_paid":null,"fwci":0.5443,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.72357222,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"341","last_page":"342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13717","display_name":"Advanced Algorithms and Applications","score":0.989799976348877,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.9830999970436096,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7873901128768921},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7522358894348145},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.6838357448577881},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.6364544034004211},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5692533850669861},{"id":"https://openalex.org/keywords/classifier","display_name":"Classifier (UML)","score":0.5666687488555908},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5595459938049316},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5583860278129578},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4797424077987671},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4436621069908142},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"Pattern recognition (psychology)","score":0.40756064653396606},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.38275837898254395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32940879464149475},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10639578104019165},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10332798957824707},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07359078526496887}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7873901128768921},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7522358894348145},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.6838357448577881},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.6364544034004211},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5692533850669861},{"id":"https://openalex.org/C95623464","wikidata":"https://www.wikidata.org/wiki/Q1096149","display_name":"Classifier (UML)","level":2,"score":0.5666687488555908},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5595459938049316},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5583860278129578},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4797424077987671},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4436621069908142},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.40756064653396606},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.38275837898254395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32940879464149475},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10639578104019165},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10332798957824707},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07359078526496887},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2483028.2483133","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321002","display_name":"Research Promotion Foundation","ror":"https://ror.org/00en9ce74"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2124351082","https://openalex.org/W2136632098","https://openalex.org/W2160794449","https://openalex.org/W2161523891"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2271847574","https://openalex.org/W2746234147","https://openalex.org/W2281932057"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"an":[3,81],"optimized":[4],"architecture":[5,31,64,79],"for":[6,16],"cascaded":[7],"SVM":[8,75,96],"processing,":[9],"along":[10],"with":[11,112],"a":[12,35,72,88],"hardware":[13,100,110],"reduction":[14,69,101,115],"method":[15,102],"the":[17,20,24,46,60,68,93,99,105],"implementation":[18],"of":[19,59,84,90,107],"additional":[21],"stages":[22],"in":[23,104,116],"cascade,":[25],"leading":[26],"to":[27],"significant":[28],"improvements.":[29],"The":[30,77],"was":[32,55],"implemented":[33],"on":[34,49],"Virtex":[36],"5":[37],"FPGA":[38],"platform":[39],"and":[40,71],"evaluated":[41],"using":[42,67],"face":[43],"detection":[44],"as":[45],"target":[47],"application":[48],"640\u00d7480":[50],"resolution":[51],"images.":[52],"Additionally,":[53],"it":[54],"compared":[56],"against":[57],"implementations":[58],"same":[61],"cascade":[62],"processing":[63],"but":[65],"without":[66],"method,":[70],"single":[73,94],"parallel":[74,95],"classifier.":[76,97],"proposed":[78],"achieves":[80],"average":[82],"performance":[83],"70":[85],"frames-per-second,":[86],"demonstrating":[87],"speed-up":[89],"5\u00d7":[91],"over":[92],"Furthermore,":[98],"results":[103],"utilization":[106],"43%":[108],"less":[109],"resources,":[111],"only":[113],"0.7%":[114],"classification":[117],"accuracy.":[118]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}