{"id":"https://openalex.org/W2006383501","doi":"https://doi.org/10.1145/2483028.2483129","title":"Circuit design of a novel adaptable and reliable L1 data cache","display_name":"Circuit design of a novel adaptable and reliable L1 data cache","publication_year":2013,"publication_date":"2013-05-02","ids":{"openalex":"https://openalex.org/W2006383501","doi":"https://doi.org/10.1145/2483028.2483129","mag":"2006383501"},"language":"en","primary_location":{"id":"doi:10.1145/2483028.2483129","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/2117/23133","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062904766","display_name":"Azam Seyedi","orcid":"https://orcid.org/0000-0002-2708-9522"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Azam Seyedi","raw_affiliation_strings":["BSC-Microsoft Research Centre and Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"BSC-Microsoft Research Centre and Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067331072","display_name":"G\u00fclay Yal\u00e7\u0131n","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Gulay Yalcin","raw_affiliation_strings":["BSC-Microsoft Research Centre and Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"BSC-Microsoft Research Centre and Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075162875","display_name":"Osman \u00dcnsal","orcid":"https://orcid.org/0000-0002-0544-9697"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Osman S. Unsal","raw_affiliation_strings":["BSC-Microsoft Research Centre, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"BSC-Microsoft Research Centre, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084390427","display_name":"Adri\u00e1n Cristal","orcid":"https://orcid.org/0000-0003-1277-9296"},"institutions":[{"id":"https://openalex.org/I4210131846","display_name":"Artificial Intelligence Research Institute","ror":"https://ror.org/03c0ach84","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210131846"]},{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"funder","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Adrian Cristal","raw_affiliation_strings":["BSC-Microsoft Research Centre and IIIA - Artificial Intelligence Research Institute CSIC - Spanish National Research Council, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"BSC-Microsoft Research Centre and IIIA - Artificial Intelligence Research Institute CSIC - Spanish National Research Council, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I134820265","https://openalex.org/I4210131846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5062904766"],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":1.4395,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.8345331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"333","last_page":"334"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8486233949661255},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7168250679969788},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6796616315841675},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6263118982315063},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5068777203559875},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44396907091140747},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4271481931209564},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41216573119163513},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39220407605171204},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37764400243759155},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37020403146743774},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3033374547958374},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2460457980632782},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20044350624084473},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14505013823509216},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10803046822547913}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8486233949661255},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7168250679969788},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6796616315841675},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6263118982315063},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5068777203559875},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44396907091140747},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4271481931209564},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41216573119163513},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39220407605171204},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37764400243759155},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37020403146743774},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3033374547958374},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2460457980632782},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20044350624084473},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14505013823509216},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10803046822547913}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2483028.2483129","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/23133","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/23133","pdf_url":null,"source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"Conference report"},{"id":"pmh:oai:www.recercat.cat:2072/232130","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/23133","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/23133","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/23133","pdf_url":null,"source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"Conference report"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[{"id":"https://openalex.org/G3829048491","display_name":null,"funder_award_id":"FP7/2007-2013","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G397574013","display_name":"Parallel Distributed Infrastructure for Minimization of Energy","funder_award_id":"318693","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G3981126665","display_name":null,"funder_award_id":"Seventh Framework Programme","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G495392292","display_name":null,"funder_award_id":"FEDER","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5593277320","display_name":null,"funder_award_id":"2007-2013","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5702163051","display_name":null,"funder_award_id":"FP7/2007","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320308943","display_name":"Microsoft Research","ror":"https://ror.org/00d0nc645"},{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320323868","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1989069093","https://openalex.org/W2114931471"],"related_works":["https://openalex.org/W2981191153","https://openalex.org/W2167303720","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2268996566","https://openalex.org/W4256652509","https://openalex.org/W2140219379"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,116],"novel":[4],"adaptable":[5],"and":[6,26,108,142,159,178,184],"reliable":[7],"L1":[8,118],"data":[9,60,88,100,119],"cache":[10,120,164],"design":[11,107],"(Adapcache)":[12],"with":[13,121],"the":[14,28,33,76,98,113,156,187,190],"unique":[15],"capability":[16],"of":[17,55,112,189],"automatically":[18],"adapting":[19],"itself":[20],"for":[21,72,129,137,145],"different":[22],"supply":[23,34,44,56,84,132,139,148],"voltage":[24,35],"levels":[25],"providing":[27],"highest":[29],"reliability.":[30],"Depending":[31],"on":[32,102],"level,":[36],"Adapcache":[37,46,58,86,114],"defines":[38],"three":[39,90],"operating":[40],"modes:":[41],"In":[42,52,81],"high":[43],"voltages,":[45,57,85],"provides":[47],"reliability":[48],"through":[49],"single-bit":[50],"parity.":[51],"middle":[53,138],"range":[54],"writes":[59,87],"to":[61,68,89,96,152,170,186],"two":[62],"separate":[63,91],"cache-lines":[64,92],"simultaneously":[65,93],"in":[66,94],"order":[67,95],"use":[69],"one":[70,110],"line":[71,78],"error":[73],"recovery":[74],"when":[75],"other":[77],"is":[79],"faulty.":[80],"near":[82,146],"threshold":[83,147],"provide":[97],"correct":[99],"based":[101],"bitwise":[103],"majority":[104],"voter.":[105],"We":[106],"simulate":[109],"embodiment":[111],"as":[115,161,163],"64-KB":[117],"45-nm":[122],"CMOS":[123],"technology":[124],"at":[125,135,143],"2GHz":[126],"processor":[127],"frequency":[128],"almost":[130],"nominal":[131],"voltages":[133,140,149],"(1V-0.6V),":[134],"900MHz":[136],"(0.6V-0.4V),":[141],"400MHz":[144],"(0.4V-0.32V).":[150],"According":[151],"our":[153],"experimental":[154],"results,":[155],"energy":[157],"reduction":[158],"latency":[160],"well":[162],"capacity":[165],"usage":[166],"are":[167],"improved":[168],"compared":[169],"typical":[171],"previous":[172],"proposals,":[173],"Triple":[174],"Modular":[175,180],"Redundancy":[176,181],"(TMR)":[177],"Double":[179],"(DMR)":[182],"techniques":[183],"also":[185],"state":[188],"art":[191],"proposal,":[192],"Parichute":[193],"Error":[194],"Correction":[195],"Code":[196],"(ECC).":[197]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}