{"id":"https://openalex.org/W2039577419","doi":"https://doi.org/10.1145/2483028.2483055","title":"Early stage power management for 3D FPGAs considering hierarchical routing resources","display_name":"Early stage power management for 3D FPGAs considering hierarchical routing resources","publication_year":2013,"publication_date":"2013-05-02","ids":{"openalex":"https://openalex.org/W2039577419","doi":"https://doi.org/10.1145/2483028.2483055","mag":"2039577419"},"language":"en","primary_location":{"id":"doi:10.1145/2483028.2483055","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042538382","display_name":"Krishna Chaitanya Nunna","orcid":"https://orcid.org/0000-0002-5146-3481"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Krishna Chaitanya Nunna","raw_affiliation_strings":["Kyushu University, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070588025","display_name":"Farhad Mehdipour","orcid":"https://orcid.org/0000-0002-0357-6182"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Farhad Mehdipour","raw_affiliation_strings":["Kyushu University, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058208077","display_name":"Kazuaki Murakami","orcid":"https://orcid.org/0000-0002-5479-2600"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuaki Murakami","raw_affiliation_strings":["Kyushu University, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5042538382"],"corresponding_institution_ids":["https://openalex.org/I135598925"],"apc_list":null,"apc_paid":null,"fwci":0.7094,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74505269,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6792981624603271},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6346501111984253},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6283280849456787},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5969160199165344},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5716776251792908},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.5289556980133057},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5220489501953125},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5206431746482849},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.48016801476478577},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46797114610671997},{"id":"https://openalex.org/keywords/industrial-engineering","display_name":"Industrial engineering","score":0.36145302653312683},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3468285799026489},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3430519700050354},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.23806238174438477},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2180970311164856},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09831339120864868}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6792981624603271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6346501111984253},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6283280849456787},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5969160199165344},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5716776251792908},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.5289556980133057},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5220489501953125},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5206431746482849},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.48016801476478577},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46797114610671997},{"id":"https://openalex.org/C13736549","wikidata":"https://www.wikidata.org/wiki/Q4489420","display_name":"Industrial engineering","level":1,"score":0.36145302653312683},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3468285799026489},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3430519700050354},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.23806238174438477},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2180970311164856},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09831339120864868},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2483028.2483055","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1590243758","https://openalex.org/W2064922498","https://openalex.org/W2065874420","https://openalex.org/W2112187418","https://openalex.org/W2115167637","https://openalex.org/W2120970098","https://openalex.org/W2125469204","https://openalex.org/W2128473621","https://openalex.org/W2156543482","https://openalex.org/W2167220795","https://openalex.org/W2170034300","https://openalex.org/W2170510975","https://openalex.org/W2540437384","https://openalex.org/W4232341571"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W1519976071","https://openalex.org/W2009503188"],"abstract_inverted_index":{"Designing":[0],"for":[1,51,94,135,161],"low":[2],"power":[3,54,96,100,120,140,162],"consumption":[4],"demands":[5],"power-efficient":[6],"devices":[7],"and":[8,75,112,153],"good":[9],"design":[10,28,39,68,169],"practices":[11],"to":[12,36],"leverage":[13],"the":[14,38,53,67,72,85,90,95,105,118,142,146,168],"architectural":[15],"features":[16],"without":[17],"compromising":[18],"performance.":[19],"Power":[20],"estimation":[21,152],"at":[22,62,71,164],"an":[23,63],"early":[24,64],"stage":[25,65],"of":[26,66,84,139,167],"electronic":[27],"automation":[29],"(EDA)":[30],"flow":[31],"is":[32,123,132,158],"essential":[33],"in":[34,55,151],"order":[35],"handle":[37],"issues":[40],"much":[41],"earlier.":[42],"In":[43],"this":[44],"paper,":[45],"we":[46,87],"are":[47,102],"proposing":[48],"a":[49,78,82,109,133],"methodology":[50,157],"evaluating":[52],"three-dimensional":[56],"field-programmable":[57],"gate":[58],"arrays":[59],"(3D":[60],"FPGAs)":[61],"cycle":[69],"namely":[70],"partitioning":[73],"step":[74],"making":[76],"it":[77],"power-aware":[79],"stage.":[80],"As":[81],"part":[83],"work,":[86],"also":[88],"estimate":[89],"routing":[91],"resources":[92],"needed":[93],"evaluation.":[97],"Our":[98,127],"estimated":[99],"values":[101,106],"compared":[103],"against":[104],"obtained":[107],"from":[108],"3D":[110],"place":[111],"route":[113],"tool,":[114],"TPR":[115],"along":[116],"with":[117,148],"added":[119],"calculations,":[121],"which":[122],"demonstrating":[124],"acceptable":[125],"accuracy.":[126],"results":[128],"show":[129],"that":[130,155],"there":[131],"scope":[134],"achieving":[136],"desired":[137],"distribution":[138],"among":[141],"layers":[143],"well":[144],"before":[145],"placement":[147],"reasonable":[149],"deviation":[150],"proves":[154],"our":[156],"providing":[159],"opportunity":[160],"management":[163],"earlier":[165],"stages":[166],"flow.":[170]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}