{"id":"https://openalex.org/W2033218087","doi":"https://doi.org/10.1145/2483028.2483052","title":"High-endurance hybrid cache design in CMP architecture with cache partitioning and access-aware policy","display_name":"High-endurance hybrid cache design in CMP architecture with cache partitioning and access-aware policy","publication_year":2013,"publication_date":"2013-05-02","ids":{"openalex":"https://openalex.org/W2033218087","doi":"https://doi.org/10.1145/2483028.2483052","mag":"2033218087"},"language":"en","primary_location":{"id":"doi:10.1145/2483028.2483052","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070121738","display_name":"Shun-Ming Syu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shun-Ming Syu","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan Roc","National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan Roc","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108488241","display_name":"Yuhui Shao","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Hui Shao","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan Roc","National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan Roc","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101864424","display_name":"Ing-Chao Lin","orcid":"https://orcid.org/0000-0003-1994-7512"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ing-Chao Lin","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan Roc","National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan Roc","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5070121738"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":1.5761,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83385412,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8129459619522095},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7530220746994019},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6156833171844482},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5960898995399475},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5721058249473572},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5411154627799988},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5335522294044495},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5251003503799438},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.4446980655193329},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43815404176712036},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4194115400314331},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24547147750854492}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8129459619522095},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7530220746994019},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6156833171844482},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5960898995399475},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5721058249473572},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5411154627799988},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5335522294044495},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5251003503799438},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4446980655193329},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43815404176712036},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4194115400314331},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24547147750854492}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2483028.2483052","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1973459854","https://openalex.org/W1979955706","https://openalex.org/W1991342601","https://openalex.org/W2006483103","https://openalex.org/W2010202670","https://openalex.org/W2011079817","https://openalex.org/W2011909241","https://openalex.org/W2042076387","https://openalex.org/W2044206819","https://openalex.org/W2047379549","https://openalex.org/W2061591212","https://openalex.org/W2063878151","https://openalex.org/W2074287602","https://openalex.org/W2084007230","https://openalex.org/W2095378969","https://openalex.org/W2095452020","https://openalex.org/W2096867266","https://openalex.org/W2105768042","https://openalex.org/W2126372249","https://openalex.org/W2127419525","https://openalex.org/W2140354616","https://openalex.org/W2142276919","https://openalex.org/W2143773524","https://openalex.org/W2147657366","https://openalex.org/W2149129840","https://openalex.org/W2156159026","https://openalex.org/W2156728623","https://openalex.org/W2169875292","https://openalex.org/W3142248664","https://openalex.org/W3143249011","https://openalex.org/W4231378725","https://openalex.org/W4240163901","https://openalex.org/W6651859512"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2114386333","https://openalex.org/W2363769136","https://openalex.org/W2118932116","https://openalex.org/W2734782074","https://openalex.org/W2148571123","https://openalex.org/W2396934146","https://openalex.org/W2020176098","https://openalex.org/W2535115842","https://openalex.org/W2126408955"],"abstract_inverted_index":{"In":[0,89],"recent":[1],"years,":[2],"NVM":[3,62,84],"(non-volatile":[4],"memory)":[5],"technologies,":[6],"such":[7],"as":[8],"STT-RAM":[9,102,130],"(spin":[10],"transfer":[11],"torque":[12],"RAM)":[13],"and":[14,30,41,57,104,122,135,147,160],"PRAM":[15],"(phase":[16],"change":[17],"RAM),":[18],"have":[19,76],"drawn":[20],"a":[21,94,117,133],"lot":[22],"of":[23,83,129,153],"attention":[24],"due":[25],"to":[26,79,125,163,169],"their":[27],"low":[28],"leakage":[29],"high":[31,38],"density.":[32],"However,":[33],"both":[34],"NVMs":[35],"suffer":[36],"from":[37],"write":[39,59,68],"latency":[40],"limited":[42],"endurance":[43],"problems.":[44],"To":[45],"overcome":[46],"these":[47],"problems,":[48],"the":[49,58,81,86],"SRAM/NVM":[50],"hybrid":[51,87,95,106],"cache":[52,96,107,138,158],"architecture":[53],"has":[54],"been":[55,77],"proposed,":[56],"pressure":[60],"on":[61],"can":[63,149],"be":[64],"mitigated":[65],"with":[66],"appropriate":[67],"management":[69],"policy.":[70],"Moreover,":[71],"many":[72],"wear":[73,119],"leveling":[74,120],"techniques":[75],"proposed":[78,93,145],"extend":[80],"lifetime":[82,159],"in":[85,157],"cache.":[88,171],"this":[90],"paper,":[91],"we":[92],"design":[97],"that":[98],"includes":[99],"SRAM":[100,170],"cache,":[101,103],"STT-RAM/SRAM":[105],"banks":[108],"for":[109],"CMP":[110],"(chip":[111],"multi-processors)":[112],"architecture.":[113],"We":[114],"also":[115],"propose":[116],"partition-level":[118],"scheme":[121,146],"access-aware":[123],"policies":[124,148],"mitigate":[126],"unbalanced":[127],"wear-out":[128],"lines":[131],"within":[132],"partition":[134],"among":[136],"different":[137],"partitions.":[139],"Experimental":[140],"results":[141],"show":[142],"that,":[143],"our":[144],"achieve":[150],"an":[151],"average":[152],"89":[154],"times":[155],"improvement":[156],"are":[161],"able":[162],"save":[164],"58%":[165],"power":[166],"consumption":[167],"compared":[168]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}