{"id":"https://openalex.org/W2087815912","doi":"https://doi.org/10.1145/2482759.2482766","title":"NBTI-aware design of NoC buffers","display_name":"NBTI-aware design of NoC buffers","publication_year":2013,"publication_date":"2013-01-23","ids":{"openalex":"https://openalex.org/W2087815912","doi":"https://doi.org/10.1145/2482759.2482766","mag":"2087815912"},"language":"en","primary_location":{"id":"doi:10.1145/2482759.2482766","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2482759.2482766","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2013 Interconnection Network Architecture: On-Chip, Multi-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016373122","display_name":"Davide Zoni","orcid":"https://orcid.org/0000-0002-9951-062X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Davide Zoni","raw_affiliation_strings":["Politecnico di Milano -- DEI, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano -- DEI, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052803987","display_name":"William Fornaciari","orcid":"https://orcid.org/0000-0001-8294-730X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"William Fornaciari","raw_affiliation_strings":["Politecnico di Milano -- DEI, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano -- DEI, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016373122"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.3625,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.67066261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6469792127609253},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6321251392364502},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6312258243560791},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6248387098312378},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6105196475982666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5410811305046082},{"id":"https://openalex.org/keywords/predictability","display_name":"Predictability","score":0.5194396376609802},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.47884488105773926},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.4456876218318939},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4449135661125183},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43126580119132996},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42846107482910156},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3943674564361572},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2032492458820343},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1419062316417694},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12191355228424072},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10107633471488953}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6469792127609253},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6321251392364502},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6312258243560791},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6248387098312378},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6105196475982666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5410811305046082},{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.5194396376609802},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.47884488105773926},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.4456876218318939},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4449135661125183},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43126580119132996},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42846107482910156},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3943674564361572},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2032492458820343},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1419062316417694},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12191355228424072},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10107633471488953},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2482759.2482766","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2482759.2482766","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2013 Interconnection Network Architecture: On-Chip, Multi-Chip","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1056758","is_oa":false,"landing_page_url":"https://dl.acm.org/citation.cfm?id=2482766","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:re.public.polimi.it:11311/758959","is_oa":false,"landing_page_url":"http://dl.acm.org/citation.cfm?id=2482759.2482766&coll=DL&dl=ACM&CFID=374116872&CFTOKEN=83881656","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G6826093566","display_name":null,"funder_award_id":"248716","funder_id":"https://openalex.org/F4320334960","funder_display_name":"Seventh Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320334960","display_name":"Seventh Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2010176811","https://openalex.org/W2022985968","https://openalex.org/W2102729267","https://openalex.org/W2129267471","https://openalex.org/W2134211905","https://openalex.org/W2141490184","https://openalex.org/W2142785051","https://openalex.org/W2145176857","https://openalex.org/W2151003232","https://openalex.org/W2151664712","https://openalex.org/W2153998895","https://openalex.org/W2156811502","https://openalex.org/W2157225945","https://openalex.org/W2165576183","https://openalex.org/W2166151045"],"related_works":["https://openalex.org/W3083648202","https://openalex.org/W4287963496","https://openalex.org/W3118678065","https://openalex.org/W4212997197","https://openalex.org/W3118742810","https://openalex.org/W1992148151","https://openalex.org/W4311875539","https://openalex.org/W2015799581","https://openalex.org/W2387129944","https://openalex.org/W2081541784"],"abstract_inverted_index":{"Network-on-Chips":[0],"(NoC)":[1],"play":[2],"a":[3,73,95],"central":[4],"role":[5],"in":[6,11,63,80],"determining":[7],"performance":[8,46],"and":[9,13,45],"reliability":[10],"current":[12],"future":[14],"multi-core":[15,26],"architectures.":[16],"Continuous":[17],"scaling":[18],"of":[19,25,76,83],"CMOS":[20],"technology":[21],"enable":[22],"widespread":[23],"adoption":[24],"architectures":[27],"but,":[28],"unfortunately,":[29],"poses":[30],"severe":[31],"concerns":[32],"regarding":[33],"failures.":[34],"Process":[35],"variation":[36],"(PV)":[37],"is":[38,91],"worsening":[39],"the":[40,81,104],"scenario,":[41],"decreasing":[42],"device":[43],"lifetime":[44],"predictability":[47],"during":[48],"chip":[49],"fabrication.":[50],"This":[51],"paper":[52],"proposes":[53],"two":[54],"solutions":[55],"exploiting":[56],"power-gating":[57],"to":[58,72,101],"cope":[59],"with":[60,70,107],"NBTI":[61,97],"effects":[62],"NoC":[64],"buffers.":[65],"The":[66],"techniques":[67],"are":[68],"evaluated":[69],"respect":[71],"variable":[74],"number":[75],"virtual":[77],"channels":[78],"(VCs),":[79],"presence":[82],"process":[84],"variation.":[85],"Moreover,":[86],"power":[87],"gating":[88],"delay":[89],"overhead":[90,110],"accounted.":[92],"Experiments":[93],"reveal":[94],"net":[96],"Vth":[98],"saving":[99],"up":[100],"54.2%":[102],"against":[103],"baseline":[105],"NoC,":[106],"an":[108],"area":[109],"below":[111],"5%.":[112]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}