{"id":"https://openalex.org/W4230929653","doi":"https://doi.org/10.1145/2482759","title":"Proceedings of the 2013 Interconnection Network Architecture: On-Chip, Multi-Chip","display_name":"Proceedings of the 2013 Interconnection Network Architecture: On-Chip, Multi-Chip","publication_year":2013,"publication_date":"2013-01-23","ids":{"openalex":"https://openalex.org/W4230929653","doi":"https://doi.org/10.1145/2482759"},"language":"en","primary_location":{"id":"doi:10.1145/2482759","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2482759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"},"type":"paratext","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":true,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9563999772071838,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9448999762535095,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7830424904823303},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7682467699050903},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7577136754989624},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6908021569252014},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6608438491821289},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6174659729003906},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.571130633354187},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.541584312915802},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5051699280738831},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4842085838317871},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.4826289117336273},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4801568388938904},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4686402976512909},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3463435173034668},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3268016278743744},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2115032970905304},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1200597882270813},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08475247025489807}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7830424904823303},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7682467699050903},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7577136754989624},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6908021569252014},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6608438491821289},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6174659729003906},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.571130633354187},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.541584312915802},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5051699280738831},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4842085838317871},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.4826289117336273},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4801568388938904},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4686402976512909},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3463435173034668},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3268016278743744},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2115032970905304},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1200597882270813},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08475247025489807},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2482759","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2482759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W2063558432","https://openalex.org/W2166584810","https://openalex.org/W2140988957","https://openalex.org/W2258991751","https://openalex.org/W2735935575","https://openalex.org/W2011469574","https://openalex.org/W2033923590","https://openalex.org/W1529952624"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5],"fast":[6],"algorithm":[7,22],"to":[8],"reprogram":[9],"the":[10,25,33],"routing":[11,36],"function":[12],"of":[13,35],"an":[14],"on-chip":[15],"network":[16],"(NoC)":[17],"at":[18],"runtime.":[19],"This":[20],"reconfiguration":[21],"comes":[23],"with":[24,32],"following":[26],"key":[27],"novelties.":[28],"First,":[29],"it":[30],"deals":[31],"lack":[34],"tables,":[37],"which":[38],"are":[39],"poorly":[40],"...":[41]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}