{"id":"https://openalex.org/W2092837543","doi":"https://doi.org/10.1145/2463209.2488952","title":"Temperature aware thread block scheduling in GPGPUs","display_name":"Temperature aware thread block scheduling in GPGPUs","publication_year":2013,"publication_date":"2013-05-28","ids":{"openalex":"https://openalex.org/W2092837543","doi":"https://doi.org/10.1145/2463209.2488952","mag":"2092837543"},"language":"en","primary_location":{"id":"doi:10.1145/2463209.2488952","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2463209.2488952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109721685","display_name":"Rajib Nath","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rajib Nath","raw_affiliation_strings":["University of California, San Diego","University of California - San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"University of California - San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078114699","display_name":"Raid Ayoub","orcid":"https://orcid.org/0000-0002-1175-2983"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raid Ayoub","raw_affiliation_strings":["Strategic CAD Labs, Intel Corporation","Strategic CAD Lab, Intel Corp., Hillsboro, OR USA"],"affiliations":[{"raw_affiliation_string":"Strategic CAD Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Lab, Intel Corp., Hillsboro, OR USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025573294","display_name":"Tajana Rosing","orcid":"https://orcid.org/0000-0002-6954-997X"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tajana Simunic Rosing","raw_affiliation_strings":["University of California, San Diego","University of California - San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"University of California - San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109721685"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":1.8913,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.86278011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8464902639389038},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7266334295272827},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.668358325958252},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6084477305412292},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5829293131828308},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.5743201375007629},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.5048466324806213},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.4808124303817749},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.4798271656036377},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46441811323165894},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24494194984436035},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.24351486563682556},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18239012360572815},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.06587177515029907}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8464902639389038},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7266334295272827},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.668358325958252},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6084477305412292},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5829293131828308},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.5743201375007629},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.5048466324806213},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.4808124303817749},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.4798271656036377},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46441811323165894},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24494194984436035},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.24351486563682556},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18239012360572815},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.06587177515029907},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2463209.2488952","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2463209.2488952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2023139664","https://openalex.org/W2033597569","https://openalex.org/W2095942479","https://openalex.org/W2098228187","https://openalex.org/W2099314087","https://openalex.org/W2101595571","https://openalex.org/W2109426995","https://openalex.org/W2122627712","https://openalex.org/W2123853086","https://openalex.org/W2132816157","https://openalex.org/W2135948795","https://openalex.org/W2150851481","https://openalex.org/W2152165066","https://openalex.org/W2163264494","https://openalex.org/W2170532136","https://openalex.org/W3148862943"],"related_works":["https://openalex.org/W2505380084","https://openalex.org/W4400333498","https://openalex.org/W2086739451","https://openalex.org/W3183233360","https://openalex.org/W2033778626","https://openalex.org/W2187110187","https://openalex.org/W2026780467","https://openalex.org/W2073137634","https://openalex.org/W2808906329","https://openalex.org/W2332773186"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5],"first":[6],"general":[7],"purpose":[8],"GPU":[9],"thermal":[10,41,67],"management":[11],"design":[12],"that":[13],"consists":[14],"of":[15,43,60,81],"both":[16],"hardware":[17],"architecture":[18],"and":[19,35,78],"OS":[20],"scheduler":[21],"changes.":[22],"Our":[23],"techniques":[24,63],"schedule":[25],"thread":[26],"blocks":[27],"from":[28],"multiple":[29],"computational":[30],"kernels":[31],"in":[32],"spatial,":[33],"temporal,":[34],"spatio-temporal":[36],"ways":[37],"depending":[38],"on":[39,54,83],"the":[40,44,49,58,61,66],"state":[42,59],"system.":[45],"We":[46,69],"can":[47],"reduce":[48],"computation":[50],"slowdown":[51],"by":[52],"60%":[53],"average":[55,84],"relative":[56,85],"to":[57,74,86],"art":[62],"while":[64],"meeting":[65],"constraints.":[68],"also":[70],"extend":[71],"our":[72],"work":[73],"multi":[75],"GPGPU":[76],"cards":[77],"show":[79],"improvements":[80],"44%":[82],"existing":[87],"technique.":[88]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}