{"id":"https://openalex.org/W1976890955","doi":"https://doi.org/10.1145/2463209.2488884","title":"The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers","display_name":"The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers","publication_year":2013,"publication_date":"2013-05-28","ids":{"openalex":"https://openalex.org/W1976890955","doi":"https://doi.org/10.1145/2463209.2488884","mag":"1976890955"},"language":"en","primary_location":{"id":"doi:10.1145/2463209.2488884","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2463209.2488884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112225904","display_name":"J.P. Grossman","orcid":null},"institutions":[{"id":"https://openalex.org/I2799548008","display_name":"D. E. Shaw Research","ror":"https://ror.org/02s04h872","country_code":"US","type":"company","lineage":["https://openalex.org/I2799548008"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. P. Grossman","raw_affiliation_strings":["D. E. Shaw Research, New York, NY"],"affiliations":[{"raw_affiliation_string":"D. E. Shaw Research, New York, NY","institution_ids":["https://openalex.org/I2799548008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010571977","display_name":"Brian Towles","orcid":"https://orcid.org/0009-0000-9409-7285"},"institutions":[{"id":"https://openalex.org/I2799548008","display_name":"D. E. Shaw Research","ror":"https://ror.org/02s04h872","country_code":"US","type":"company","lineage":["https://openalex.org/I2799548008"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Towles","raw_affiliation_strings":["D. E. Shaw Research, New York, NY"],"affiliations":[{"raw_affiliation_string":"D. E. Shaw Research, New York, NY","institution_ids":["https://openalex.org/I2799548008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084619335","display_name":"Joseph A. Bank","orcid":null},"institutions":[{"id":"https://openalex.org/I2799548008","display_name":"D. E. Shaw Research","ror":"https://ror.org/02s04h872","country_code":"US","type":"company","lineage":["https://openalex.org/I2799548008"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph A. Bank","raw_affiliation_strings":["D. E. Shaw Research, New York, NY"],"affiliations":[{"raw_affiliation_string":"D. E. Shaw Research, New York, NY","institution_ids":["https://openalex.org/I2799548008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074305095","display_name":"David E. Shaw","orcid":"https://orcid.org/0000-0001-8265-5761"},"institutions":[{"id":"https://openalex.org/I2799548008","display_name":"D. E. Shaw Research","ror":"https://ror.org/02s04h872","country_code":"US","type":"company","lineage":["https://openalex.org/I2799548008"]},{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David E. Shaw","raw_affiliation_strings":["D. E. Shaw Research, New York, NY and Columbia University, New York, NY"],"affiliations":[{"raw_affiliation_string":"D. E. Shaw Research, New York, NY and Columbia University, New York, NY","institution_ids":["https://openalex.org/I2799548008","https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5112225904"],"corresponding_institution_ids":["https://openalex.org/I2799548008"],"apc_list":null,"apc_paid":null,"fwci":1.2608,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.78948308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8583378791809082},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.7535034418106079},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6829589605331421},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6333431601524353},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6226282715797424},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.592507004737854},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.506013810634613},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4723079204559326},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4500100314617157},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4411432445049286},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34630876779556274},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.24210256338119507},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20488983392715454},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.14869937300682068}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8583378791809082},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.7535034418106079},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6829589605331421},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6333431601524353},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6226282715797424},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.592507004737854},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.506013810634613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4723079204559326},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4500100314617157},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4411432445049286},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34630876779556274},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.24210256338119507},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20488983392715454},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.14869937300682068},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C43617362","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Chromatography","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2463209.2488884","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2463209.2488884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2031867898","https://openalex.org/W2032755892","https://openalex.org/W2063218591","https://openalex.org/W2081938726","https://openalex.org/W2086889049","https://openalex.org/W2103405632","https://openalex.org/W2104183572","https://openalex.org/W2104477402","https://openalex.org/W2111553158","https://openalex.org/W2114812767","https://openalex.org/W2116026425","https://openalex.org/W2116576855","https://openalex.org/W2122012288","https://openalex.org/W2137558955","https://openalex.org/W2158069650","https://openalex.org/W2162787555","https://openalex.org/W2169552926","https://openalex.org/W2537985312","https://openalex.org/W2538523361","https://openalex.org/W4230316055","https://openalex.org/W4250403403"],"related_works":["https://openalex.org/W2794617843","https://openalex.org/W2104195520","https://openalex.org/W2761297466","https://openalex.org/W1993477016","https://openalex.org/W4246549437","https://openalex.org/W4360604918","https://openalex.org/W2144172916","https://openalex.org/W4240279603","https://openalex.org/W4250192995","https://openalex.org/W2171182892"],"abstract_inverted_index":{"Cascade":[0,28,71],"is":[1],"a":[2,19,47],"cycle-based":[3],"C++":[4],"simulation":[5,78],"infrastructure":[6],"used":[7],"in":[8,39],"the":[9,33,67],"design":[10],"and":[11,35,60],"verification":[12],"of":[13,17,70],"two":[14],"successive":[15],"versions":[16],"Anton,":[18],"specialized":[20],"machine":[21],"designed":[22],"for":[23,76],"high-speed":[24],"molecular":[25],"dynamics":[26],"computation.":[27],"was":[29],"engineered":[30],"to":[31],"address":[32],"size":[34],"speed":[36],"challenges":[37],"inherent":[38],"simulating":[40],"massively":[41],"parallel":[42],"special-purpose":[43],"machines.":[44],"It":[45],"provides":[46],"lightweight":[48],"programming":[49],"interface,":[50],"rich":[51],"debugging":[52],"support,":[53],"tight":[54],"Verilog":[55],"integration,":[56],"fast":[57],"multithreaded":[58],"execution,":[59],"low":[61],"memory":[62],"overhead.":[63],"Here,":[64],"we":[65],"describe":[66],"core":[68],"features":[69],"that":[72],"proved":[73],"most":[74],"valuable":[75],"our":[77],"efforts.":[79]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}