{"id":"https://openalex.org/W2134735506","doi":"https://doi.org/10.1145/2463209.2488878","title":"Handling design and implementation optimizations in equivalence checking for behavioral synthesis","display_name":"Handling design and implementation optimizations in equivalence checking for behavioral synthesis","publication_year":2013,"publication_date":"2013-05-28","ids":{"openalex":"https://openalex.org/W2134735506","doi":"https://doi.org/10.1145/2463209.2488878","mag":"2134735506"},"language":"en","primary_location":{"id":"doi:10.1145/2463209.2488878","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2463209.2488878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002419350","display_name":"Zhenkun Yang","orcid":"https://orcid.org/0000-0001-7567-2870"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhenkun Yang","raw_affiliation_strings":["Portland State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland State University","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068991400","display_name":"Sandip Ray","orcid":"https://orcid.org/0000-0002-8671-5052"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandip Ray","raw_affiliation_strings":["University of Texas at Austin","Univ. of Texas at Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Univ. of Texas at Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033550397","display_name":"Kecheng Hao","orcid":null},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kecheng Hao","raw_affiliation_strings":["Portland State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland State University","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106551350","display_name":"Fei Xie","orcid":"https://orcid.org/0000-0002-7324-3287"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fei Xie","raw_affiliation_strings":["Portland State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland State University","institution_ids":["https://openalex.org/I126345244"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.9103764891624451},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.781787633895874},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.7381748557090759},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5714102387428284},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5033575892448425},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4855022430419922},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4783720076084137},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.45179107785224915},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36844366788864136},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3001070022583008},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13788169622421265},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09554550051689148},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0868048369884491}],"concepts":[{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.9103764891624451},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.781787633895874},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.7381748557090759},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5714102387428284},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5033575892448425},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4855022430419922},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4783720076084137},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.45179107785224915},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36844366788864136},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3001070022583008},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13788169622421265},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09554550051689148},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0868048369884491},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2463209.2488878","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2463209.2488878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.495.8578","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.495.8578","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.cecs.pdx.edu/~kecheng/files/PID2716535.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.716.8075","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.716.8075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.cecs.pdx.edu/%7Ezhenkun/pub/dac13.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/17","display_name":"Partnerships for the goals","score":0.4300000071525574}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1506441957","https://openalex.org/W2003427390","https://openalex.org/W2054368274","https://openalex.org/W2057807751","https://openalex.org/W2091968063","https://openalex.org/W2103625331","https://openalex.org/W2105389779","https://openalex.org/W2108124319","https://openalex.org/W2109744329","https://openalex.org/W2117926441","https://openalex.org/W2122890990","https://openalex.org/W2128513456","https://openalex.org/W2144344516","https://openalex.org/W2164310930","https://openalex.org/W2166029537"],"related_works":["https://openalex.org/W2152752131","https://openalex.org/W2117120663","https://openalex.org/W2122355433","https://openalex.org/W2106507440","https://openalex.org/W2105710452","https://openalex.org/W2162615969","https://openalex.org/W2122228234","https://openalex.org/W1547517160","https://openalex.org/W2165304220","https://openalex.org/W1483297389"],"abstract_inverted_index":{"Behavioral":[0],"synthesis":[1],"involves":[2],"generating":[3],"hardware":[4],"design":[5,40],"via":[6],"compilation":[7],"of":[8,80,113,118],"its":[9,31],"Electronic":[10],"System":[11],"Level":[12],"(ESL)":[13],"description":[14],"to":[15,23,30,71],"an":[16],"RTL":[17,28,76,93],"implementation.":[18],"Equivalence":[19],"checking":[20,36,52,68],"is":[21],"critical":[22],"ensure":[24],"that":[25,49],"the":[26,78,111,116],"synthesized":[27,94],"conforms":[29],"ESL":[32,73,97],"specification.":[33],"Such":[34],"equivalence":[35,51,67],"must":[37],"effectively":[38],"handle":[39,86],"and":[41,59,115],"implementation":[42],"optimizations.":[43,82],"We":[44,63],"identify":[45],"two":[46],"key":[47],"optimizations":[48],"complicate":[50],"for":[53],"behavioral":[54],"synthesis:":[55],"(1)":[56],"operation":[57],"gating,":[58],"(2)":[60],"global":[61],"variables.":[62],"develop":[64],"a":[65,103,106],"sequential":[66],"(SEC)":[69],"framework":[70],"compare":[72],"designs":[74,87],"with":[75,88],"in":[77,105],"presence":[79],"these":[81],"Our":[83],"approach":[84],"can":[85],"more":[89],"than":[90],"32K":[91],"LoC":[92],"from":[95],"practical":[96],"designs.":[98],"Furthermore,":[99],"our":[100,119],"evaluation":[101],"found":[102],"bug":[104],"commercial":[107],"tool,":[108],"underlining":[109],"both":[110],"importance":[112],"SEC":[114],"effectiveness":[117],"approach.":[120]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}