{"id":"https://openalex.org/W2101939694","doi":"https://doi.org/10.1145/2463209.2488814","title":"Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis","display_name":"Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis","publication_year":2013,"publication_date":"2013-05-28","ids":{"openalex":"https://openalex.org/W2101939694","doi":"https://doi.org/10.1145/2463209.2488814","mag":"2101939694"},"language":"en","primary_location":{"id":"doi:10.1145/2463209.2488814","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2463209.2488814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017261731","display_name":"Honghuang Lin","orcid":"https://orcid.org/0000-0003-3043-3942"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Honghuang Lin","raw_affiliation_strings":["Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432782","display_name":"Peng Li","orcid":"https://orcid.org/0000-0003-3548-4589"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peng Li","raw_affiliation_strings":["Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111386695","display_name":"Chris J. Myers","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris J. Myers","raw_affiliation_strings":["University of Utah","University of Utah,"],"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah,","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017261731"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9029,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.86401998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7496023774147034},{"id":"https://openalex.org/keywords/reachability","display_name":"Reachability","score":0.7196403741836548},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6109604239463806},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5973303318023682},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.5508730411529541},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.46576476097106934},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.4567391574382782},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40132251381874084},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3768293857574463},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.348184198141098},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3434367775917053},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17800754308700562},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08312258124351501}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7496023774147034},{"id":"https://openalex.org/C136643341","wikidata":"https://www.wikidata.org/wiki/Q1361526","display_name":"Reachability","level":2,"score":0.7196403741836548},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6109604239463806},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5973303318023682},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.5508730411529541},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.46576476097106934},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.4567391574382782},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40132251381874084},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3768293857574463},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.348184198141098},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3434367775917053},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17800754308700562},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08312258124351501},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2463209.2488814","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2463209.2488814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1544882865","https://openalex.org/W1583497301","https://openalex.org/W1755117326","https://openalex.org/W1978996791","https://openalex.org/W1996174386","https://openalex.org/W1996190198","https://openalex.org/W2026019548","https://openalex.org/W2032087966","https://openalex.org/W2053994043","https://openalex.org/W2059797154","https://openalex.org/W2087229185","https://openalex.org/W2115252128","https://openalex.org/W2116358561","https://openalex.org/W2132870761","https://openalex.org/W2144785157","https://openalex.org/W2160566248","https://openalex.org/W2163630970","https://openalex.org/W4242472899"],"related_works":["https://openalex.org/W93625746","https://openalex.org/W2152752131","https://openalex.org/W2122355433","https://openalex.org/W2106507440","https://openalex.org/W2105710452","https://openalex.org/W2162615969","https://openalex.org/W2096723742","https://openalex.org/W2035731992","https://openalex.org/W79857529","https://openalex.org/W1574742821"],"abstract_inverted_index":{"The":[0,97],"emergence":[1],"of":[2,47,79,99,110],"digitally-intensive":[3],"analog":[4,42],"circuits":[5],"introduces":[6],"new":[7],"challenges":[8],"to":[9,13,36,40,72,92],"formal":[10,60],"verification":[11,109],"due":[12],"increased":[14],"digital":[15,20,38],"design":[16,81],"content,":[17],"and":[18,28,82],"non-ideal":[19],"effects":[21],"such":[22],"as":[23],"finite":[24],"resolution,":[25],"round-off":[26],"error":[27],"overflow.":[29],"We":[30],"propose":[31],"a":[32,58,111],"machine":[33],"learning":[34],"approach":[35],"convert":[37],"blocks":[39],"conservative":[41],"approximations":[43],"via":[44],"the":[45,65,75,80,83,93,100,106],"use":[46],"kernel":[48],"ridge":[49],"regression.":[50],"These":[51],"learned":[52],"models":[53],"are":[54,70],"then":[55],"adopted":[56],"in":[57],"hybrid":[59],"reachability":[61],"analysis":[62],"framework":[63],"where":[64],"support":[66],"function":[67],"based":[68],"manipulations":[69],"developed":[71],"efficiently":[73],"handle":[74],"large":[76],"linear":[77],"portion":[78],"more":[84],"general":[85],"satisfiability":[86],"modulo":[87],"theories":[88],"technique":[89],"is":[90,103],"applied":[91],"remaining":[94],"nonlinear":[95],"portion.":[96],"efficiency":[98],"proposed":[101],"method":[102],"demonstrated":[104],"for":[105],"locked":[107,115],"time":[108],"digitally":[112],"intensive":[113],"phase":[114],"loop.":[116]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}