{"id":"https://openalex.org/W2110902796","doi":"https://doi.org/10.1145/2463209.2488797","title":"A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices","display_name":"A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices","publication_year":2013,"publication_date":"2013-05-28","ids":{"openalex":"https://openalex.org/W2110902796","doi":"https://doi.org/10.1145/2463209.2488797","mag":"2110902796"},"language":"en","primary_location":{"id":"doi:10.1145/2463209.2488797","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2463209.2488797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/184931","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105935100","display_name":"Alessandro Antonio Nacci","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alessandro Antonio Nacci","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf. (DEI), Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf. (DEI), Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062883620","display_name":"Vincenzo Rana","orcid":"https://orcid.org/0000-0001-6851-1737"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Rana","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf. (DEI), Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf. (DEI), Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082281016","display_name":"Francesco Bruschi","orcid":"https://orcid.org/0000-0001-5669-2788"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Bruschi","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf. (DEI), Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf. (DEI), Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf. (DEI), Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf. (DEI), Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052658411","display_name":"Ivan Beretta","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ivan Beretta","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Embedded Systems Laboratory (ESL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Embedded Systems Laboratory (ESL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074236306","display_name":"David Atienza","orcid":"https://orcid.org/0000-0001-9536-4947"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Atienza","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Embedded Systems Laboratory (ESL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Embedded Systems Laboratory (ESL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5105935100"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":4.4401,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.94548273,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8099788427352905},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7472906708717346},{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.7344034910202026},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6425122022628784},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6132256984710693},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5702838897705078},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5467948913574219},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5352566838264465},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5187492370605469},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.503879725933075},{"id":"https://openalex.org/keywords/iterative-method","display_name":"Iterative method","score":0.4759480953216553},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43069469928741455},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34752219915390015},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.322604775428772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24006560444831848},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.2076355218887329},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.15431562066078186}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8099788427352905},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7472906708717346},{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.7344034910202026},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6425122022628784},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6132256984710693},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5702838897705078},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5467948913574219},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5352566838264465},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5187492370605469},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.503879725933075},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.4759480953216553},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43069469928741455},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34752219915390015},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.322604775428772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24006560444831848},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.2076355218887329},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15431562066078186},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/2463209.2488797","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2463209.2488797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.308.2765","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.308.2765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:184931","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/184931","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:re.public.polimi.it:11311/736968","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/736968","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:184931","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/184931","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W657840937","https://openalex.org/W1498175716","https://openalex.org/W1498657264","https://openalex.org/W1500595814","https://openalex.org/W1506146647","https://openalex.org/W1527739368","https://openalex.org/W1578985305","https://openalex.org/W1680848026","https://openalex.org/W1967264375","https://openalex.org/W1977937121","https://openalex.org/W1987588924","https://openalex.org/W1997597015","https://openalex.org/W2005089986","https://openalex.org/W2010781326","https://openalex.org/W2023047220","https://openalex.org/W2101512909","https://openalex.org/W2104512032","https://openalex.org/W2144275666","https://openalex.org/W2152194343","https://openalex.org/W2154991996","https://openalex.org/W2160869195","https://openalex.org/W2172020115","https://openalex.org/W2487430748","https://openalex.org/W6622017143","https://openalex.org/W6630241737","https://openalex.org/W6683462684"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2274562545","https://openalex.org/W3146054601","https://openalex.org/W2037960874","https://openalex.org/W2269990635","https://openalex.org/W2029518208","https://openalex.org/W4285464654","https://openalex.org/W3013057549","https://openalex.org/W2906427691","https://openalex.org/W2507786429"],"abstract_inverted_index":{"The":[0],"automatic":[1,36],"generation":[2],"of":[3,61,83,88],"hardware":[4,57,74],"implementations":[5,93],"for":[6],"a":[7,12,48],"given":[8],"algorithm":[9,45],"is":[10,78],"generally":[11],"difficult":[13],"task,":[14],"especially":[15],"when":[16],"data":[17],"dependencies":[18],"span":[19],"across":[20],"multiple":[21],"iterations":[22],"such":[23],"as":[24],"in":[25,59],"iterative":[26],"stencil":[27],"loops":[28],"(ISLs).":[29],"In":[30],"this":[31],"paper,":[32],"we":[33],"introduce":[34],"an":[35,43],"design":[37,49],"flow":[38],"to":[39,52,80],"extract":[40],"parallelism":[41],"from":[42],"ISL":[44],"and":[46,64,86],"perform":[47],"space":[50],"exploration":[51],"identify":[53],"its":[54],"best":[55],"FPGA":[56],"implementation,":[58],"terms":[60],"both":[62],"area":[63],"throughput.":[65],"Experimental":[66],"results":[67],"show":[68],"that":[69],"the":[70,81,92],"proposed":[71],"methodology":[72],"generates":[73],"designs":[75],"whose":[76],"performance":[77],"comparable":[79],"one":[82],"manually-optimized":[84],"solutions,":[85],"orders":[87],"magnitude":[89],"higher":[90],"than":[91],"generated":[94],"by":[95],"commercial":[96],"high-level":[97],"synthesis":[98],"tools.":[99]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}