{"id":"https://openalex.org/W1980303053","doi":"https://doi.org/10.1145/2460216.2460222","title":"A low overhead abstract architecture for FPGA resource management","display_name":"A low overhead abstract architecture for FPGA resource management","publication_year":2012,"publication_date":"2012-03-25","ids":{"openalex":"https://openalex.org/W1980303053","doi":"https://doi.org/10.1145/2460216.2460222","mag":"1980303053"},"language":"en","primary_location":{"id":"doi:10.1145/2460216.2460222","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2460216.2460222","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009959094","display_name":"Rizwan Tariq Syed","orcid":"https://orcid.org/0000-0001-9232-734X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Rizwan Syed","raw_affiliation_strings":["National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084305618","display_name":"Yajun Ha","orcid":"https://orcid.org/0000-0003-4244-5916"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yajun Ha","raw_affiliation_strings":["National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070594442","display_name":"Bharadwaj Veeravalli","orcid":"https://orcid.org/0000-0001-9000-1813"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bharadwaj Veeravalli","raw_affiliation_strings":["National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.10299901,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"40","issue":"5","first_page":"28","last_page":"33"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8933930993080139},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8027421236038208},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6621249318122864},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6461851000785828},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.624243438243866},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5928208231925964},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5240552425384521},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4904753863811493},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.46967631578445435},{"id":"https://openalex.org/keywords/resource-management","display_name":"Resource management (computing)","score":0.4436882436275482},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4148979187011719},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.30002570152282715},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2825316786766052},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16704609990119934}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8933930993080139},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8027421236038208},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6621249318122864},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6461851000785828},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.624243438243866},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5928208231925964},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5240552425384521},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4904753863811493},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.46967631578445435},{"id":"https://openalex.org/C2780609101","wikidata":"https://www.wikidata.org/wiki/Q17156588","display_name":"Resource management (computing)","level":2,"score":0.4436882436275482},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4148979187011719},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.30002570152282715},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2825316786766052},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16704609990119934},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2460216.2460222","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2460216.2460222","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1924912728","https://openalex.org/W1979128269","https://openalex.org/W1990079240","https://openalex.org/W2042876290","https://openalex.org/W2102673224","https://openalex.org/W2112622629","https://openalex.org/W2127919083","https://openalex.org/W2128177125","https://openalex.org/W2138877655","https://openalex.org/W2139029793","https://openalex.org/W2147894920","https://openalex.org/W2149935414","https://openalex.org/W2166653196"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W2294325978","https://openalex.org/W2890345561"],"abstract_inverted_index":{"To":[0],"support":[1],"dynamic":[2],"applications,":[3],"FPGAs":[4],"will":[5],"need":[6],"to":[7,23,56,120,138,142],"have":[8],"a":[9,65],"software":[10],"operating":[11],"system":[12],"equivalent":[13],"resource":[14,28],"manager.":[15,29],"An":[16],"abstract":[17,68],"FPGA":[18,27,36,69],"architecture":[19,70,95],"is":[20,96,148],"the":[21,35,40,43,57,60,73,103,114,121,124,127,154],"foundation":[22],"develop":[24,64],"such":[25,76],"an":[26],"Previous":[30],"research":[31],"projects":[32],"work":[33,111],"on":[34,102,145,153],"abstraction":[37],"by":[38,98,112],"abstracting":[39],"computing":[41],"and/or":[42,59],"communication":[44],"resources.":[45],"However,":[46],"various":[47],"constraints":[48],"made":[49],"their":[50],"proposals":[51],"practically":[52],"less":[53],"useful":[54],"due":[55,119,137],"performance":[58,117],"area":[61,115],"overheads.":[62],"We":[63,108],"low":[66,151],"overhead":[67],"that":[71,133],"has":[72],"important":[74],"features":[75],"as":[77],"dynamically":[78],"sized":[79],"reconfigurable":[80],"regions,":[81,85],"deterministic":[82],"communications":[83],"among":[84],"clock":[86],"network":[87],"management":[88],"and":[89,116,126],"in-circuit":[90],"debugging":[91],"for":[92],"regions.":[93],"The":[94],"demonstrated":[97],"implementing":[99],"three":[100],"applications":[101],"Xilinx":[104],"Virtex":[105],"5":[106],"FPGAs.":[107],"evaluate":[109],"our":[110],"comparing":[113],"overheads":[118,152],"abstractions":[122,139],"between":[123],"abstracted":[125],"non-abstracted":[128],"applications.":[129],"Experimental":[130],"results":[131],"show":[132],"additional":[134],"resources":[135],"required":[136],"are":[140],"found":[141],"be":[143],"6.4%":[144],"average.":[146],"This":[147],"achieved":[149],"with":[150],"timing":[155],"performance.":[156]},"counts_by_year":[{"year":2020,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}
