{"id":"https://openalex.org/W2096989239","doi":"https://doi.org/10.1145/2459316.2459317","title":"Near-Optimal Microprocessor and Accelerators Codesign with Latency and Throughput Constraints","display_name":"Near-Optimal Microprocessor and Accelerators Codesign with Latency and Throughput Constraints","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2096989239","doi":"https://doi.org/10.1145/2459316.2459317","mag":"2096989239"},"language":"en","primary_location":{"id":"doi:10.1145/2459316.2459317","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2459316.2459317","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2459316.2459317","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/2459316.2459317","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058810601","display_name":"Angeliki Kritikakou","orcid":"https://orcid.org/0000-0002-9293-469X"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Angeliki Kritikakou","raw_affiliation_strings":["University of Patras","University of Patras;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Patras","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"University of Patras;","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033235745","display_name":"Francky Catthoor","orcid":"https://orcid.org/0000-0002-3599-8515"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Francky Catthoor","raw_affiliation_strings":["Katholieke Universiteit Leuven"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Katholieke Universiteit Leuven","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103066193","display_name":"George S. Athanasiou","orcid":"https://orcid.org/0000-0002-3221-7189"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George S. Athanasiou","raw_affiliation_strings":["University of Patras","University of Patras;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Patras","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"University of Patras;","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090157400","display_name":"Vasilios Kelefouras","orcid":"https://orcid.org/0000-0001-9591-913X"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasilios Kelefouras","raw_affiliation_strings":["University of Patras","University of Patras;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Patras","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"University of Patras;","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111773679","display_name":"Costas E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Costas Goutis","raw_affiliation_strings":["University of Patras","University of Patras;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Patras","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"University of Patras;","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3114,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62552023,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"10","issue":"2","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8397791385650635},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.789332389831543},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6349654197692871},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6305220723152161},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6029103398323059},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5674158334732056},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5577669739723206},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5331173539161682},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49754026532173157},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4672914147377014},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4637961983680725},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4256887137889862},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1268172562122345}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8397791385650635},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.789332389831543},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6349654197692871},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6305220723152161},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6029103398323059},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5674158334732056},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5577669739723206},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5331173539161682},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49754026532173157},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4672914147377014},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4637961983680725},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4256887137889862},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1268172562122345},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2459316.2459317","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2459316.2459317","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2459316.2459317","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},{"id":"pmh:oai:shura.shu.ac.uk:18365","is_oa":false,"landing_page_url":"http://doi.acm.org/10.1145/2459316.2459317","pdf_url":null,"source":{"id":"https://openalex.org/S4306401600","display_name":"SHURA (Sheffield Hallam University Research Archive) (Sheffield Hallam University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I71422933","host_organization_name":"Sheffield Hallam University","host_organization_lineage":["https://openalex.org/I71422933"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":{"id":"doi:10.1145/2459316.2459317","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2459316.2459317","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2459316.2459317","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3848063861","display_name":null,"funder_award_id":"2007-2013","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"},{"id":"https://openalex.org/G6116908885","display_name":null,"funder_award_id":"2007-2013","funder_id":"https://openalex.org/F4320338080","funder_display_name":"European Social Fund"}],"funders":[{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320338080","display_name":"European Social Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2096989239.pdf","grobid_xml":"https://content.openalex.org/works/W2096989239.grobid-xml"},"referenced_works_count":38,"referenced_works":["https://openalex.org/W1492601037","https://openalex.org/W1540027087","https://openalex.org/W1555915743","https://openalex.org/W1579143178","https://openalex.org/W1590781678","https://openalex.org/W1974169079","https://openalex.org/W1974927420","https://openalex.org/W1986101913","https://openalex.org/W1989739148","https://openalex.org/W2018348175","https://openalex.org/W2022752540","https://openalex.org/W2023306114","https://openalex.org/W2024381286","https://openalex.org/W2044001428","https://openalex.org/W2047133955","https://openalex.org/W2057741164","https://openalex.org/W2061716691","https://openalex.org/W2069996154","https://openalex.org/W2080932040","https://openalex.org/W2081823394","https://openalex.org/W2084069479","https://openalex.org/W2084543289","https://openalex.org/W2089155985","https://openalex.org/W2098876400","https://openalex.org/W2109706810","https://openalex.org/W2112293166","https://openalex.org/W2114650941","https://openalex.org/W2115294662","https://openalex.org/W2133941955","https://openalex.org/W2139836711","https://openalex.org/W2140191557","https://openalex.org/W2148949838","https://openalex.org/W2157758640","https://openalex.org/W2167220336","https://openalex.org/W2867144671","https://openalex.org/W2996989811","https://openalex.org/W3143608323","https://openalex.org/W4245346404"],"related_works":["https://openalex.org/W2320205417","https://openalex.org/W2135284473","https://openalex.org/W754618436","https://openalex.org/W1531780705","https://openalex.org/W2400714260","https://openalex.org/W2788864020","https://openalex.org/W2124243275","https://openalex.org/W2122640409","https://openalex.org/W2535576222","https://openalex.org/W1596013603"],"abstract_inverted_index":{"A":[0,34],"systematic":[1],"methodology":[2,74],"for":[3],"near-optimal":[4],"software/hardware":[5],"codesign":[6],"mapping":[7,20],"onto":[8],"an":[9],"FPGA":[10],"platform":[11],"with":[12,23],"microprocessor":[13],"and":[14,30,40,81],"HW":[15],"accelerators":[16],"is":[17,36],"proposed.":[18],"The":[19],"steps":[21],"deal":[22],"the":[24,26,31,69],"inter-organization,":[25],"foreground":[27],"memory":[28],"management,":[29],"datapath":[32],"mapping.":[33],"step":[35],"described":[37],"by":[38,67],"parameters":[39],"equations":[41],"combined":[42],"in":[43,58],"a":[44,77],"scalable":[45],"template.":[46],"Mapping":[47],"decisions":[48],"are":[49,65],"propagated":[50],"as":[51],"design":[52],"constraints":[53],"to":[54],"prune":[55],"suboptimal":[56],"options":[57],"next":[59],"steps.":[60],"Several":[61],"performance-area":[62],"Pareto":[63],"points":[64],"produced":[66],"instantiating":[68],"parameters.":[70],"To":[71],"evaluate":[72],"our":[73],"we":[75],"map":[76],"real-time":[78],"bio-imaging":[79],"application":[80],"loop-dominated":[82],"benchmarks.":[83]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}