{"id":"https://openalex.org/W1971233263","doi":"https://doi.org/10.1145/2451916.2451949","title":"Designing VeSFET-based ICs with CMOS-oriented EDA infrastructure","display_name":"Designing VeSFET-based ICs with CMOS-oriented EDA infrastructure","publication_year":2013,"publication_date":"2013-03-24","ids":{"openalex":"https://openalex.org/W1971233263","doi":"https://doi.org/10.1145/2451916.2451949","mag":"1971233263"},"language":"en","primary_location":{"id":"doi:10.1145/2451916.2451949","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2451916.2451949","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2013 ACM International symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026975930","display_name":"Xiang Qiu","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiang Qiu","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Malgorzata Marek-Sadowska","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013238154","display_name":"W. Maly","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wojciech Maly","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA","Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"130","last_page":"136"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.6930580139160156},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6672929525375366},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6360151767730713},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6103711128234863},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48529571294784546},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46014460921287537},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43196675181388855},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42612171173095703},{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.42348572611808777},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4090944528579712},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25229012966156006},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24806779623031616}],"concepts":[{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.6930580139160156},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6672929525375366},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6360151767730713},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6103711128234863},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48529571294784546},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46014460921287537},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43196675181388855},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42612171173095703},{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.42348572611808777},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4090944528579712},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25229012966156006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24806779623031616},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2451916.2451949","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2451916.2451949","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2013 ACM International symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1987067207","https://openalex.org/W2010747748","https://openalex.org/W2070686838","https://openalex.org/W2105616993","https://openalex.org/W2112813001","https://openalex.org/W2116625560","https://openalex.org/W2121878622","https://openalex.org/W2130871230","https://openalex.org/W2134487287","https://openalex.org/W2141803235","https://openalex.org/W2161906825"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2165367082","https://openalex.org/W2111241003","https://openalex.org/W1972641423","https://openalex.org/W611446063","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W2389800961","https://openalex.org/W1995389502"],"abstract_inverted_index":{"Medium":[0],"volume":[1],"VeSFET-based":[2],"ASICs":[3],"can":[4,17,45],"fill":[5],"the":[6],"gap":[7],"between":[8,60],"high":[9],"cost":[10],"microprocessors":[11],"and":[12,56,63],"low":[13],"performance":[14,55],"FPGAs.":[15],"Circuits":[16],"be":[18,46],"customized":[19],"onto":[20],"pre-manufactured":[21],"VeSFET":[22,38],"canvases":[23,39],"by":[24],"properly":[25],"designed":[26],"interconnects.":[27],"In":[28],"this":[29],"paper,":[30],"we":[31],"propose":[32],"chain":[33,61,71],"canvases,":[34],"a":[35],"family":[36],"of":[37],"for":[40],"which":[41],"CMOS-oriented":[42],"EDA":[43],"tools":[44],"easily":[47],"adapted.":[48],"Footprint":[49],"area,":[50],"wire":[51],"length,":[52],"via":[53],"usage,":[54],"power":[57],"are":[58],"compared":[59],"canvas-":[62],"basic":[64,78],"canvas-mapped":[65,72],"benchmarks.":[66],"Experimental":[67],"results":[68],"show":[69],"that":[70],"circuits":[73],"outperform":[74],"those":[75],"mapped":[76],"to":[77],"canvases.":[79]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}