{"id":"https://openalex.org/W1966196512","doi":"https://doi.org/10.1145/2451916.2451935","title":"Circuit and PD challenges at the 14nm technology node","display_name":"Circuit and PD challenges at the 14nm technology node","publication_year":2013,"publication_date":"2013-03-24","ids":{"openalex":"https://openalex.org/W1966196512","doi":"https://doi.org/10.1145/2451916.2451935","mag":"1966196512"},"language":"en","primary_location":{"id":"doi:10.1145/2451916.2451935","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2451916.2451935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2013 ACM International symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073824110","display_name":"J. Warnock","orcid":"https://orcid.org/0000-0003-0323-2504"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"James Warnock","raw_affiliation_strings":["IBM Systems and Technology Group, Yorktown Heights, NY, USA","IBM Systems and Technology Group, Yorktown Heights, NY , USA"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Systems and Technology Group, Yorktown Heights, NY , USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5073824110"],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":0.9458,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77054462,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"66","last_page":"67"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.7882331609725952},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5823442339897156},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5640473365783691},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5212136507034302},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4754873514175415},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47512203454971313},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.4675767719745636},{"id":"https://openalex.org/keywords/face","display_name":"Face (sociological concept)","score":0.46363016963005066},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41871827840805054},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4177000820636749},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3912692070007324},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.37639319896698},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35334059596061707},{"id":"https://openalex.org/keywords/structural-engineering","display_name":"Structural engineering","score":0.0882926881313324},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08398663997650146}],"concepts":[{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.7882331609725952},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5823442339897156},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5640473365783691},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5212136507034302},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4754873514175415},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47512203454971313},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.4675767719745636},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.46363016963005066},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41871827840805054},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4177000820636749},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3912692070007324},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.37639319896698},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35334059596061707},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0882926881313324},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08398663997650146},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C36289849","wikidata":"https://www.wikidata.org/wiki/Q34749","display_name":"Social science","level":1,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2451916.2451935","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2451916.2451935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2013 ACM International symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W2132729131","https://openalex.org/W2133328603"],"related_works":["https://openalex.org/W4297683272","https://openalex.org/W2542742401","https://openalex.org/W1986902523","https://openalex.org/W2105991047","https://openalex.org/W3095134460","https://openalex.org/W1967188269","https://openalex.org/W2022266980","https://openalex.org/W1555256165","https://openalex.org/W1597620877","https://openalex.org/W286639822"],"abstract_inverted_index":{"As":[0],"traditional":[1],"CMOS":[2],"scaling":[3],"comes":[4],"to":[5,115],"an":[6],"end,":[7],"the":[8,22,34,63,69,75,80,123],"industry":[9],"is":[10],"moving":[11],"towards":[12,86],"new":[13,41,48],"3D":[14],"finFET":[15],"multigate":[16],"structures":[17],"as":[18,93],"device":[19],"engineers":[20],"stand":[21],"silicon":[23],"transistors":[24],"up":[25,74],"on":[26],"their":[27],"sides.":[28],"Digital":[29],"circuit":[30,118],"designers":[31],"working":[32],"in":[33],"14nm":[35,70,124],"technology":[36],"node":[37,71],"will":[38,72,111],"face":[39],"significant":[40],"challenges":[42,121],"from":[43],"additional":[44],"design":[45,82,107],"constraints":[46],"and":[47,62,77,89,96,109,119],"sources":[49],"of":[50,79],"variability":[51],"associated":[52],"with":[53],"this":[54],"non-planar":[55],"transistor":[56],"structure.":[57],"In":[58],"addition,":[59],"computational":[60],"lithography":[61],"need":[64],"for":[65,102],"double":[66],"patterning":[67],"at":[68,122],"drive":[73,99],"complexity":[76],"difficulty":[78],"physical":[81],"implementation,":[83],"pushing":[84],"designs":[85],"more":[87],"uniform":[88],"regular":[90],"structures,":[91],"even":[92],"wire":[94],"RC":[95],"reliability":[97],"issues":[98],"increasing":[100],"demand":[101],"uniquely":[103],"customized":[104],"solutions.":[105],"New":[106],"tools":[108],"methodologies":[110],"therefore":[112],"be":[113],"needed":[114],"meet":[116],"these":[117],"PD":[120],"node.":[125]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}