{"id":"https://openalex.org/W2135929460","doi":"https://doi.org/10.1145/2442992.2443003","title":"Empirical measurement of instruction level parallelism for four generations of ARM CPUs","display_name":"Empirical measurement of instruction level parallelism for four generations of ARM CPUs","publication_year":2013,"publication_date":"2013-02-23","ids":{"openalex":"https://openalex.org/W2135929460","doi":"https://doi.org/10.1145/2442992.2443003","mag":"2135929460"},"language":"en","primary_location":{"id":"doi:10.1145/2442992.2443003","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2442992.2443003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2013 International Workshop on Programming Models and Applications for Multicores and Manycores","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102962797","display_name":"Martin Johnson","orcid":"https://orcid.org/0000-0001-8720-8813"},"institutions":[{"id":"https://openalex.org/I51158804","display_name":"Massey University","ror":"https://ror.org/052czxv31","country_code":"NZ","type":"education","lineage":["https://openalex.org/I51158804"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Martin Johnson","raw_affiliation_strings":["Massey University, Auckland, New Zealand"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massey University, Auckland, New Zealand","institution_ids":["https://openalex.org/I51158804"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001271458","display_name":"Ken A. Hawick","orcid":"https://orcid.org/0000-0002-2447-3940"},"institutions":[{"id":"https://openalex.org/I51158804","display_name":"Massey University","ror":"https://ror.org/052czxv31","country_code":"NZ","type":"education","lineage":["https://openalex.org/I51158804"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Ken Hawick","raw_affiliation_strings":["Massey University, Auckland, New Zealand"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massey University, Auckland, New Zealand","institution_ids":["https://openalex.org/I51158804"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I51158804"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.18589228,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"101","last_page":"106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8301709890365601},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.7959412336349487},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.7239254713058472},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.6671084761619568},{"id":"https://openalex.org/keywords/mobile-device","display_name":"Mobile device","score":0.6284857988357544},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.6267606616020203},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.5976312756538391},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5647947788238525},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.45866337418556213},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.41835644841194153},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3787447214126587},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35128065943717957},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18232905864715576}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8301709890365601},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.7959412336349487},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.7239254713058472},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.6671084761619568},{"id":"https://openalex.org/C186967261","wikidata":"https://www.wikidata.org/wiki/Q5082128","display_name":"Mobile device","level":2,"score":0.6284857988357544},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.6267606616020203},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.5976312756538391},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5647947788238525},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.45866337418556213},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.41835644841194153},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3787447214126587},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35128065943717957},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18232905864715576}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2442992.2443003","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2442992.2443003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2013 International Workshop on Programming Models and Applications for Multicores and Manycores","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W75813487","https://openalex.org/W95902941","https://openalex.org/W574641061","https://openalex.org/W1488202922","https://openalex.org/W1497376763","https://openalex.org/W1612808768","https://openalex.org/W1934815590","https://openalex.org/W1971627943","https://openalex.org/W2031926216","https://openalex.org/W2033797066","https://openalex.org/W2096904067","https://openalex.org/W2105210003","https://openalex.org/W2169178492","https://openalex.org/W2304871329","https://openalex.org/W2334053347","https://openalex.org/W4237190028","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4240606930","https://openalex.org/W2526302199","https://openalex.org/W2003935582","https://openalex.org/W2950520577","https://openalex.org/W3007272028","https://openalex.org/W2040503315","https://openalex.org/W168408236","https://openalex.org/W2494130044","https://openalex.org/W2135929460","https://openalex.org/W2164949942"],"abstract_inverted_index":{"Parallel":[0],"computing":[1,79],"at":[2],"all":[3,9],"levels":[4],"is":[5],"becoming":[6],"important":[7],"in":[8,14],"devices":[10,24,70],"and":[11,16,22,31,47,73],"not":[12],"least":[13],"mobile":[15,21,78],"embedded":[17],"systems.":[18],"Many":[19],"wireless,":[20],"deployable":[23],"make":[25],"use":[26,68],"of":[27,54,57,77],"the":[28,44,50,62,75],"ARM":[29,45,58],"CPU":[30],"its":[32],"variants.":[33],"We":[34,60],"report":[35],"on":[36,43,48],"investigations":[37],"into":[38],"measuring":[39],"instruction":[40],"level":[41],"parallelism":[42,53,72],"processor":[46],"characterising":[49],"fine":[51],"grained":[52],"four":[55],"generations":[56],"cores.":[59],"discuss":[61],"implications":[63],"for":[64,74],"future":[65,76],"applications":[66],"that":[67],"such":[69],"with":[71],"device":[80],"architectures.":[81]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}