{"id":"https://openalex.org/W2009628291","doi":"https://doi.org/10.1145/2442116.2442118","title":"Using memory profile analysis for automatic synthesis of pointers code","display_name":"Using memory profile analysis for automatic synthesis of pointers code","publication_year":2013,"publication_date":"2013-03-10","ids":{"openalex":"https://openalex.org/W2009628291","doi":"https://doi.org/10.1145/2442116.2442118","mag":"2009628291"},"language":"en","primary_location":{"id":"doi:10.1145/2442116.2442118","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2442116.2442118","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033613446","display_name":"Yosi Ben-Asher","orcid":null},"institutions":[{"id":"https://openalex.org/I91203450","display_name":"University of Haifa","ror":"https://ror.org/02f009v59","country_code":"IL","type":"education","lineage":["https://openalex.org/I91203450"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Yosi Ben-Asher","raw_affiliation_strings":["Haifa University"],"affiliations":[{"raw_affiliation_string":"Haifa University","institution_ids":["https://openalex.org/I91203450"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049410166","display_name":"Nadav Rotem","orcid":null},"institutions":[{"id":"https://openalex.org/I91203450","display_name":"University of Haifa","ror":"https://ror.org/02f009v59","country_code":"IL","type":"education","lineage":["https://openalex.org/I91203450"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Nadav Rotem","raw_affiliation_strings":["Haifa University"],"affiliations":[{"raw_affiliation_string":"Haifa University","institution_ids":["https://openalex.org/I91203450"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033613446"],"corresponding_institution_ids":["https://openalex.org/I91203450"],"apc_list":null,"apc_paid":null,"fwci":1.2608,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79448264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"12","issue":"3","first_page":"1","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.890796422958374},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6287164688110352},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6074341535568237},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5818208456039429},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5783116817474365},{"id":"https://openalex.org/keywords/disjoint-sets","display_name":"Disjoint sets","score":0.5406680703163147},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.529869019985199},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4952041208744049},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.47873303294181824},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4574223756790161},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3329737186431885},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3292752504348755},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.32753241062164307}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.890796422958374},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6287164688110352},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6074341535568237},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5818208456039429},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5783116817474365},{"id":"https://openalex.org/C45340560","wikidata":"https://www.wikidata.org/wiki/Q215382","display_name":"Disjoint sets","level":2,"score":0.5406680703163147},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.529869019985199},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4952041208744049},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.47873303294181824},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4574223756790161},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3329737186431885},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3292752504348755},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.32753241062164307},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2442116.2442118","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2442116.2442118","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1624904486","https://openalex.org/W1964477602","https://openalex.org/W1984005572","https://openalex.org/W1988502524","https://openalex.org/W1994115836","https://openalex.org/W2032950184","https://openalex.org/W2038687965","https://openalex.org/W2051498260","https://openalex.org/W2052936141","https://openalex.org/W2095679548","https://openalex.org/W2097265665","https://openalex.org/W2104009155","https://openalex.org/W2106755775","https://openalex.org/W2108182665","https://openalex.org/W2108731475","https://openalex.org/W2112033081","https://openalex.org/W2119609467","https://openalex.org/W2122858224","https://openalex.org/W2126915506","https://openalex.org/W2130468466","https://openalex.org/W2146757388","https://openalex.org/W2147278401","https://openalex.org/W2149982801","https://openalex.org/W2153179875","https://openalex.org/W2156858199","https://openalex.org/W2157758640","https://openalex.org/W2165408785","https://openalex.org/W2165689945","https://openalex.org/W2169736898","https://openalex.org/W2293225001","https://openalex.org/W2542047833","https://openalex.org/W2623224373","https://openalex.org/W4232919122","https://openalex.org/W4234392772","https://openalex.org/W4235910926","https://openalex.org/W4239035626","https://openalex.org/W4254156796","https://openalex.org/W4256356508"],"related_works":["https://openalex.org/W2041174925","https://openalex.org/W4233816696","https://openalex.org/W4214748026","https://openalex.org/W4293054943","https://openalex.org/W2145484885","https://openalex.org/W2146757388","https://openalex.org/W3011604058","https://openalex.org/W4389371524","https://openalex.org/W2045451527","https://openalex.org/W2057195881"],"abstract_inverted_index":{"One":[0],"of":[1,5,147],"the":[2,10,36,41,145],"main":[3],"advantages":[4],"high-level":[6],"synthesis":[7],"(HLS)":[8],"is":[9],"ability":[11],"to":[12,43,90,96,107],"synthesize":[13,26,44],"circuits":[14],"that":[15],"can":[16],"access":[17,100],"multiple":[18,77,134],"memory":[19,28,51,78,92,99,103,113,123,131,135,148],"banks":[20,79],"in":[21,35,94,141],"parallel.":[22],"Current":[23],"HLS":[24],"systems":[25],"parallel":[27,122],"references":[29,48],"based":[30],"on":[31],"explicit":[32],"array":[33,47],"declarations":[34],"source":[37,87],"code.":[38],"We":[39,85,125],"consider":[40],"need":[42],"not":[45],"only":[46],"but":[49],"also":[50],"operations":[52],"targeting":[53],"pointers":[54],"and":[55,74,83,115],"dynamic":[56],"data":[57,71,109],"structures.":[58],"This":[59],"paper":[60],"describes":[61],"Automatic":[62],"Memory":[63],"Partitioning,":[64],"a":[65],"method":[66],"for":[67,80,129],"automatically":[68],"synthesizing":[69],"general":[70],"structures":[72,110],"(arrays":[73],"pointers)":[75],"into":[76,111,133],"increased":[81],"parallelism":[82],"performance.":[84],"use":[86],"code":[88],"instrumentation":[89],"collect":[91],"traces":[93,104],"order":[95],"detect":[97],"linear":[98],"patterns.":[101],"The":[102],"are":[105],"used":[106],"split":[108],"disjoint":[112],"regions":[114],"determine":[116],"which":[117],"segments":[118,132],"may":[119],"benefit":[120],"from":[121],"access.":[124],"present":[126],"an":[127],"algorithm":[128],"allocating":[130],"banks.":[136,149],"Experiments":[137],"show":[138],"significant":[139],"improvements":[140],"performance":[142],"while":[143],"conserving":[144],"number":[146]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}