{"id":"https://openalex.org/W2079331367","doi":"https://doi.org/10.1145/2435264.2435348","title":"Shadow AICs","display_name":"Shadow AICs","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2079331367","doi":"https://doi.org/10.1145/2435264.2435348","mag":"2079331367"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435348","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034231760","display_name":"Hadi Parandeh-Afshar","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Hadi Parandeh-Afshar","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028606671","display_name":"Grace Zgheib","orcid":"https://orcid.org/0000-0002-1476-2984"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Grace Zgheib","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102760981","display_name":"David Novo","orcid":"https://orcid.org/0000-0002-5510-4152"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Novo","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064989404","display_name":"Madhura Purnaprajna","orcid":"https://orcid.org/0000-0003-4995-6233"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Madhura Purnaprajna","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5034231760"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":1.0874,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.80978175,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"279","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6758193373680115},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6612062454223633},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5900850296020508},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5862587094306946},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5445154309272766},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5127893090248108},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4855337142944336},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4502592980861664},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.44021520018577576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40830233693122864},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33895888924598694},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07761263847351074}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6758193373680115},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6612062454223633},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5900850296020508},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5862587094306946},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5445154309272766},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5127893090248108},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4855337142944336},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4502592980861664},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.44021520018577576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40830233693122864},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33895888924598694},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07761263847351074},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435348","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W2003435315","https://openalex.org/W2083030004","https://openalex.org/W3023652529","https://openalex.org/W2024574431","https://openalex.org/W4239932082","https://openalex.org/W2477477398","https://openalex.org/W2149339590","https://openalex.org/W2113469110","https://openalex.org/W3204088703"],"abstract_inverted_index":{"Despite":[0],"their":[1,23],"many":[2],"advantages,":[3],"FPGAs":[4,99],"are":[5,88],"still":[6],"inefficient.":[7],"This":[8,228],"inefficiency":[9],"is":[10,81,131],"mainly":[11],"due":[12],"to":[13,38,74,132,161,185],"programmable":[14],"routing":[15,35],"networks;":[16],"however,":[17],"FPGA":[18,187,219,225],"logic":[19,47,70,109,206,226],"blocks":[20,48],"also":[21,154],"have":[22],"share":[24],"of":[25,50,54,69,123,137,197,203,205],"contribution.":[26],"From":[27],"the":[28,34,67,91,98,121,134,140,150,158,171,177],"performance":[29,80,191],"perspective,":[30],"fewer":[31],"hops":[32],"in":[33,97,112,149,157,201,217],"network":[36],"translates":[37],"a":[39,195,213],"shorter":[40],"critical":[41],"path;":[42],"and":[43,86,126,147],"that":[44,60,170,211],"requires":[45,94,115],"large":[46],"capable":[49],"covering":[51],"big":[52],"portions":[53],"circuits.":[55],"Recent":[56],"work":[57],"has":[58],"shown":[59],"And-Inverter":[61],"Cones":[62],"(AICs)":[63],"can":[64,175,221],"considerably":[65],"reduce":[66,176],"number":[68,204],"block":[71],"levels":[72],"compared":[73],"Look-Up":[75],"Tables":[76],"(LUTs).":[77],"The":[78,128],"best":[79],"achieved":[82],"when":[83],"both":[84,124,145],"AICs":[85,106,125,142,148],"LUTs":[87,111,146],"used,":[89],"but":[90],"AIC":[92,159],"implementation":[93],"radical":[95],"changes":[96,118,156],"architecture.":[100],"In":[101],"this":[102,190],"paper,":[103],"we":[104],"use":[105],"as":[107],"shadow":[108,141],"for":[110,139,212],"LUT-clusters,":[113],"which":[114],"minimal":[116],"architectural":[117,237],"while":[119,143],"exploiting":[120],"benefits":[122],"LUTs.":[127],"basic":[129],"idea":[130],"reuse":[133],"input":[135],"crossbar":[136],"LUT-clusters":[138],"combining":[144],"same":[151],"cluster.":[152],"We":[153],"propose":[155],"architecture":[160,174],"enhance":[162],"mapping":[163],"on":[164],"AICs.":[165],"Our":[166,208],"experimental":[167],"results":[168,209],"indicate":[169],"new":[172],"cluster":[173],"average":[178],"circuit":[179],"delay":[180],"by":[181],"12%":[182],"with":[183],"respect":[184],"standard":[186],"clusters.":[188,207],"However,":[189],"gain":[192],"comes":[193],"at":[194],"price":[196],"43%":[198],"area":[199],"overhead":[200],"terms":[202],"show":[210],"modest":[214],"6%":[215],"increase":[216],"area,":[218],"manufacturers":[220],"move":[222],"towards":[223],"next-generation":[224],"elements.":[227],"transition":[229],"would":[230],"provide":[231],"faster":[232],"design":[233],"options":[234],"without":[235],"major":[236],"changes.":[238]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}