{"id":"https://openalex.org/W2131161936","doi":"https://doi.org/10.1145/2435264.2435347","title":"Rectification of advanced microprocessors without changing routing on FPGAs (abstract only)","display_name":"Rectification of advanced microprocessors without changing routing on FPGAs (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2131161936","doi":"https://doi.org/10.1145/2435264.2435347","mag":"2131161936"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435347","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435347","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055047977","display_name":"Satoshi Jo","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Satoshi Jo","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053471252","display_name":"Amir Masoud Gharehbaghi","orcid":"https://orcid.org/0000-0002-0451-221X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Amir Masoud Gharehbaghi","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054079223","display_name":"Takeshi Matsumoto","orcid":"https://orcid.org/0000-0002-1517-0761"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Matsumoto","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5055047977"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14845041,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"279","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8517383337020874},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5688158273696899},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5321210026741028},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5009658336639404},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4999351501464844},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45290476083755493},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4401496350765228},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.42229196429252625},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3665330708026886},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34998780488967896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33632510900497437},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3239222764968872},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20645546913146973}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8517383337020874},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5688158273696899},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5321210026741028},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5009658336639404},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4999351501464844},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45290476083755493},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4401496350765228},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.42229196429252625},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3665330708026886},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34998780488967896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33632510900497437},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3239222764968872},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20645546913146973},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435347","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435347","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2111241003","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W3146360095","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2184011203"],"abstract_inverted_index":{"We":[0,194],"propose":[1],"a":[2,92,158,166,186],"method":[3,160,199],"for":[4,41],"rectification":[5],"of":[6,20,53,66,138,182,197],"bugs":[7,31,60,202],"in":[8,87,203],"microprocessors":[9,43],"that":[10,82,161],"are":[11],"implemented":[12],"on":[13],"FPGAs,":[14],"by":[15,122,157,175,200],"only":[16],"changing":[17],"the":[18,26,30,51,54,59,64,67,78,88,98,105,112,130,134,139,146,150,163],"configuration":[19],"LUTs,":[21],"without":[22],"any":[23],"modification":[24],"to":[25,45,77,115,144],"routing.":[27],"Therefore,":[28],"correcting":[29,58,201],"does":[32,61],"not":[33,62],"require":[34],"resynthesis,":[35],"which":[36],"can":[37,84],"be":[38],"very":[39],"long":[40],"complex":[42,205],"due":[44],"possible":[46],"timing":[47,212],"closure":[48],"problems.":[49],"As":[50],"structure":[52],"circuit":[55],"is":[56,94,120,155],"preserved,":[57],"affect":[63],"timings":[65],"circuit.":[68],"In":[69],"design":[70],"phase,":[71],"we":[72,83,96,103,142],"may":[73],"add":[74],"additional":[75],"LUTs":[76],"original":[79],"circuit,":[80],"so":[81],"use":[85],"them":[86],"correction":[89],"phase.":[90],"After":[91],"bug":[93],"found,":[95],"perform":[97],"following":[99],"two":[100,204,210],"tasks.":[101],"Fist,":[102],"find":[104],"candidate":[106],"control":[107],"signals":[108],"as":[109,111,165],"well":[110],"required":[113],"change":[114],"correct":[116],"their":[117],"behavior.":[118],"This":[119,154],"done":[121,156],"using":[123],"symbolic":[124],"simulation":[125],"and":[126,133,172],"equivalency":[127],"checking":[128],"between":[129],"formal":[131,136],"specification":[132],"erroneous":[135],"model":[137],"processor.":[140],"Then,":[141],"try":[143],"map":[145],"corrected":[147],"functionality":[148],"into":[149],"existing":[151],"LUT":[152],"structure.":[153],"novel":[159],"formulates":[162],"problem":[164],"QBF":[167,183],"(Quantified":[168],"Boolean":[169],"Formula)":[170],"problem,":[171],"solves":[173],"it":[174],"repeatedly":[176],"applying":[177],"normal":[178],"SAT":[179],"solvers":[180,184],"instead":[181],"under":[185],"CEGAR":[187],"(Counter":[188],"Example":[189],"Guided":[190],"Abstraction":[191],"Refinement)":[192],"paradigm.":[193],"show":[195],"effectiveness":[196],"our":[198],"out-of-order":[206],"superscalar":[207],"processors":[208],"with":[209],"different":[211],"error":[213],"recovery":[214],"mechanisms.":[215]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}