{"id":"https://openalex.org/W2082196506","doi":"https://doi.org/10.1145/2435264.2435346","title":"Co-simulation framework of SystemC SoC virtual prototype and custom logic (abstract only)","display_name":"Co-simulation framework of SystemC SoC virtual prototype and custom logic (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2082196506","doi":"https://doi.org/10.1145/2435264.2435346","mag":"2082196506"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435346","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067829927","display_name":"Nick Ni","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nick Ni","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076073719","display_name":"Peng Yi","orcid":"https://orcid.org/0000-0002-0094-5982"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yi Peng","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5067829927"],"corresponding_institution_ids":["https://openalex.org/I22433950"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14025533,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"278","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.762614369392395},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7467115521430969},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6924000978469849},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6009476780891418},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5374553203582764},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4790562391281128},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4761740565299988},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4653025269508362},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4384418725967407},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34934696555137634},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25362589955329895},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08663508296012878}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.762614369392395},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7467115521430969},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6924000978469849},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6009476780891418},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5374553203582764},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4790562391281128},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4761740565299988},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4653025269508362},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4384418725967407},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34934696555137634},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25362589955329895},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08663508296012878}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435346","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1522250664","https://openalex.org/W2022807575","https://openalex.org/W2032699516","https://openalex.org/W2102652521","https://openalex.org/W2120635877","https://openalex.org/W2122573993","https://openalex.org/W2128443489","https://openalex.org/W2156922370","https://openalex.org/W2161115325","https://openalex.org/W3137094666","https://openalex.org/W3148999876","https://openalex.org/W4243872270"],"related_works":["https://openalex.org/W2165398819","https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W272033699","https://openalex.org/W1692883217"],"abstract_inverted_index":{"To":[0],"address":[1],"the":[2,48,59,91,98,115,137,145,168,191,211,223],"increasing":[3],"demand":[4],"of":[5,87,114,136],"System-on-Chip":[6],"(SoC)":[7],"for":[8,51,125],"high":[9],"performance":[10,148],"applications":[11],"and":[12,93,112,150,170,180,207],"IP":[13],"programmability,":[14],"specialized":[15],"SoC":[16,32,206],"with":[17,62,205,217],"custom":[18,52,94,126,218],"logic":[19,53,95],"is":[20,45],"developed":[21],"in":[22,66,90,97,133,140,222],"a":[23,41,201],"single":[24],"chip":[25],"or":[26],"multi-chip":[27],"system.":[28],"Like":[29],"any":[30],"other":[31],"platforms,":[33],"early":[34,109],"software":[35,63,88,110,123],"development":[36,111],"before":[37],"hardware":[38,117],"availability":[39],"using":[40],"Virtual":[42],"Prototype":[43],"(VP)":[44],"essential.":[46],"However,":[47],"existing":[49],"RTL":[50],"makes":[54],"it":[55],"non-trivial":[56],"to":[57,84,107,121,163,172,175,209],"simulate":[58],"entire":[60,116],"system":[61],"models":[64,89,124],"written":[65],"high-level":[67],"language":[68],"(i.e.":[69,157,188],"SystemC/C/C++).":[70],"In":[71],"this":[72],"paper,":[73],"we":[74,196],"describe":[75],"our":[76,130,198],"unique":[77],"virtual":[78],"prototyping":[79],"framework":[80,160,199],"called":[81],"\"FPGA-In-the-Loop":[82],"(FIL)\"":[83],"enable":[85],"co-simulation":[86,142],"VP":[92,169],"running":[96,221],"FPGA":[99,171,208],"at":[100],"native":[101],"speed.":[102],"This":[103],"platform":[104,118,204],"enables":[105],"designers":[106],"start":[108],"integration":[113],"without":[119],"needing":[120],"develop":[122],"logic.":[127],"More":[128],"importantly,":[129],"contributions":[131],"lie":[132],"overcoming":[134],"two":[135,192],"biggest":[138],"challenges":[139],"such":[141],"systems;":[143],"1)":[144,164],"communication":[146],"channel":[147],"bottleneck":[149],"2)":[151,181],"software-visible":[152,183],"asynchronous":[153,184],"signal":[154,185],"timing":[155,187],"correctness":[156],"interrupt).":[158],"Our":[159],"was":[161],"able":[162],"optimize":[165],"communications":[166],"between":[167,190],"achieve":[173],"up":[174],"872":[176],"Mbps":[177],"effective":[178],"throughput":[179],"guarantee":[182],"delivery":[186],"interrupts)":[189],"simulation":[193],"domains.":[194],"Finally,":[195],"implemented":[197],"on":[200],"commercial":[202],"hybrid":[203],"demonstrate":[210],"complete":[212],"embedded":[213],"Linux":[214],"stack":[215],"communicating":[216],"video/touchscreen":[219],"IPs":[220],"FPGA.":[224]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}