{"id":"https://openalex.org/W1964876592","doi":"https://doi.org/10.1145/2435264.2435345","title":"Scalable high-throughput architecture for large balanced tree structures on FPGA (abstract only)","display_name":"Scalable high-throughput architecture for large balanced tree structures on FPGA (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W1964876592","doi":"https://doi.org/10.1145/2435264.2435345","mag":"1964876592"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435345","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435345","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006155893","display_name":"Yun R. Qu","orcid":"https://orcid.org/0000-0002-7684-319X"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yun Qu","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor Prasanna","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5006155893"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04856709,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"278","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9526000022888184,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7997028827667236},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7666603326797485},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6259506940841675},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6211150288581848},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5918344855308533},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5021083354949951},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4721753001213074},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3997059464454651},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3895148038864136},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10042676329612732}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7997028827667236},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7666603326797485},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6259506940841675},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6211150288581848},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5918344855308533},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5021083354949951},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4721753001213074},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3997059464454651},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3895148038864136},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10042676329612732},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435345","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435345","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W100509257","https://openalex.org/W172574161","https://openalex.org/W1949265493","https://openalex.org/W1995317083","https://openalex.org/W2031937298","https://openalex.org/W2055239627","https://openalex.org/W2058336033","https://openalex.org/W2065886815","https://openalex.org/W2076793873","https://openalex.org/W2092663243","https://openalex.org/W2102800454","https://openalex.org/W2110535328","https://openalex.org/W2110900356","https://openalex.org/W2112383202","https://openalex.org/W2115183763","https://openalex.org/W2121654675","https://openalex.org/W2130225994","https://openalex.org/W2141570487","https://openalex.org/W2154405061","https://openalex.org/W2155401564","https://openalex.org/W2159312398","https://openalex.org/W2614852291","https://openalex.org/W2752885492"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2375218795","https://openalex.org/W2393010557","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Architectures":[0],"for":[1,56,113],"tree":[2,27,59,73,116,167,178],"structures":[3,60],"on":[4,54,159],"FPGAs":[5],"as":[6,8],"well":[7],"ASICs":[9],"have":[10],"been":[11],"proposed":[12,70],"over":[13],"the":[14,20,26,30,69,97,102,114,150,156],"years.":[15],"The":[16,110],"exponential":[17],"growth":[18],"in":[19,176],"memory":[21,44],"size":[22],"with":[23,104],"respect":[24,105],"to":[25,36,46,106],"levels":[28],"restricts":[29],"scalability":[31,64,107],"of":[32,138,149,155],"these":[33],"architectures":[34],"due":[35],"limited":[37],"on-chip":[38],"memory.":[39],"For":[40],"large":[41,57],"trees,":[42],"off-chip":[43,93],"has":[45],"be":[47],"used.":[48],"We":[49,95],"propose":[50],"a":[51,78,134,160,177],"pipeline":[52,98],"architecture":[53,99,112],"FPGA":[55],"balanced":[58],"which":[61],"achieves":[62],"both":[63],"and":[65,92,100,108,119,131,153],"high":[66,135],"throughput.":[67,109],"In":[68],"architecture,":[71],"each":[72],"level":[74],"is":[75,117],"mapped":[76],"onto":[77],"single":[79],"or":[80],"multiple":[81],"Processing":[82],"Elements":[83],"(PEs)":[84],"using":[85,146],"dual-port":[86,89],"distributed":[87],"RAM,":[88],"block":[90],"RAM":[91],"RAM.":[94],"parameterize":[96],"optimize":[101],"performance":[103],"resulting":[111],"search":[115,126,166,172],"dual-threaded":[118],"deeply":[120],"pipelined.":[121],"It":[122],"can":[123,168],"accept":[124],"two":[125],"requests":[127],"per":[128,174],"clock":[129,136],"cycle":[130],"operates":[132],"at":[133],"rate":[137],"280MHz.":[139],"Post":[140],"place-and-route":[141],"results":[142],"show":[143],"that,":[144],"by":[145],"only":[147],"17%":[148],"logic":[151],"resources":[152],"9%":[154],"BRAM":[157],"available":[158],"state-of-the-art":[161],"FPGA,":[162],"our":[163],"dual-thread":[164],"pipelined":[165],"perform":[169],"560":[170],"million":[171],"operations":[173],"second":[175],"containing":[179],"512K":[180],"64-bit":[181],"keys.":[182]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}