{"id":"https://openalex.org/W2028470361","doi":"https://doi.org/10.1145/2435264.2435342","title":"Efficient system-level mapping from streaming applications to FPGAs (abstract only)","display_name":"Efficient system-level mapping from streaming applications to FPGAs (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2028470361","doi":"https://doi.org/10.1145/2435264.2435342","mag":"2028470361"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435342","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102170602","display_name":"Jason Cong","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034338235","display_name":"Muhuan Huang","orcid":"https://orcid.org/0000-0002-4067-9009"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhuan Huang","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100364122","display_name":"Peng Zhang","orcid":"https://orcid.org/0000-0002-3456-1848"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Zhang","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102170602"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09597357,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"277","last_page":"277"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8649407625198364},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6477196216583252},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6257588863372803},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6029788255691528},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5029546618461609},{"id":"https://openalex.org/keywords/streaming-algorithm","display_name":"Streaming algorithm","score":0.4714328348636627},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4594714045524597},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.4442760944366455},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3860105276107788},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3510787785053253},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3493233323097229},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29700759053230286}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8649407625198364},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6477196216583252},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6257588863372803},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6029788255691528},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5029546618461609},{"id":"https://openalex.org/C187166803","wikidata":"https://www.wikidata.org/wiki/Q2835831","display_name":"Streaming algorithm","level":3,"score":0.4714328348636627},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4594714045524597},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.4442760944366455},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3860105276107788},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3510787785053253},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3493233323097229},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29700759053230286},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435342","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4282568311","https://openalex.org/W4313484792","https://openalex.org/W2951473296","https://openalex.org/W2883928845","https://openalex.org/W4288420200","https://openalex.org/W2058943771","https://openalex.org/W3145095675","https://openalex.org/W4285346947","https://openalex.org/W4365793791","https://openalex.org/W3134072570"],"abstract_inverted_index":{"Streaming":[0],"processing":[1,19],"is":[2,24,136,162],"an":[3,54,213],"important":[4],"computation":[5],"model":[6,106],"that":[7,200],"represents":[8],"many":[9],"applications":[10,30,65,186],"in":[11,103,119,150,166],"various":[12],"domains":[13],"such":[14],"as":[15],"video":[16],"processing,":[17],"signal":[18],"and":[20,46,96,145,164,173,190],"wireless":[21],"communication.":[22],"FPGA":[23,41],"a":[25,182,209],"natural":[26],"platform":[27],"for":[28],"streaming":[29,64,185],"because":[31],"the":[32,72,80,85,116,139,170],"task-level":[33],"pipelined":[34],"parallelism":[35],"can":[36,147,206],"be":[37,148],"efficiently":[38,207],"implemented":[39],"on":[40,108,138],"by":[42,122],"its":[43],"customizable":[44],"communication":[45],"memory":[47],"architecture.":[48],"In":[49,89,112],"this":[50],"paper":[51],"we":[52,91,114],"propose":[53],"efficient":[55],"design":[56,202],"space":[57,203],"exploration":[58,134,177,204],"algorithm":[59,135,161,205],"to":[60,154,181,192],"map":[61],"kernels":[62],"of":[63,76,141,184],"onto":[66],"FPGAs.":[67],"We":[68],"aim":[69],"at":[70],"finding":[71],"most":[73],"area-efficient":[74],"selections":[75],"hardware":[77],"modules":[78],"from":[79,187],"implementation":[81],"library":[82],"while":[83],"satisfying":[84],"system":[86,140],"performance":[87],"requirement.":[88],"particular,":[90],"consider":[92],"both":[93],"module":[94],"selection":[95],"replication":[97],"techniques.":[98,111],"Design":[99],"metrics":[100],"are":[101,179],"formulated":[102],"our":[104,159,174,201],"high-level":[105],"based":[107,137],"these":[109],"two":[110],"addition,":[113],"extend":[115],"analytic":[117],"formulations":[118],"previous":[120,155],"work":[121],"supporting":[123],"complex":[124],"stream":[125],"graph":[126],"structures":[127],"like":[128],"feedback":[129],"loops.":[130],"The":[131],"proposed":[132,160,175],"iterative":[133,176],"difference":[142],"constraint":[143],"(SDC)":[144],"thus":[146],"solved":[149],"polynomial":[151],"time.":[152],"Compared":[153],"mainstream":[156],"ILP-based":[157],"solutions,":[158],"scalable":[163],"practical":[165],"large":[167],"systems.":[168],"Both":[169],"ILP":[171],"formulation":[172],"mechanism":[178],"applied":[180],"set":[183],"StreamIt":[188],"benchmarks":[189],"also":[191],"one":[193],"real":[194],"example":[195],"MPEG-4":[196],"decoder.":[197],"Experiments":[198],"demonstrate":[199],"find":[208],"feasible":[210],"solution":[211],"with":[212],"average":[214],"5.7%":[215],"area":[216],"overhead.":[217]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}