{"id":"https://openalex.org/W1996976506","doi":"https://doi.org/10.1145/2435264.2435341","title":"Circuit optimizations to minimize energy in the global interconnect of a low-power--FPGA (abstract only)","display_name":"Circuit optimizations to minimize energy in the global interconnect of a low-power--FPGA (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W1996976506","doi":"https://doi.org/10.1145/2435264.2435341","mag":"1996976506"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435341","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049664110","display_name":"Oluseyi Ayorinde","orcid":"https://orcid.org/0000-0002-7028-4024"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Oluseyi A. Ayorinde","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA","University of Virginia, CHarlottesville, VA, USA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"University of Virginia, CHarlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080557997","display_name":"Benton H. Calhoun","orcid":"https://orcid.org/0000-0002-3770-5050"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benton H. Calhoun","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA","University of Virginia, CHarlottesville, VA, USA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"University of Virginia, CHarlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049664110"],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06925767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"277","last_page":"277"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7119641304016113},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6547584533691406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6322858929634094},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5919314622879028},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5665654540061951},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49359285831451416},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.49259430170059204},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49235570430755615},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4572862982749939},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3802221417427063},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34814244508743286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2477799654006958},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1473168432712555},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09470131993293762}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7119641304016113},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6547584533691406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6322858929634094},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5919314622879028},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5665654540061951},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49359285831451416},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.49259430170059204},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49235570430755615},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4572862982749939},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3802221417427063},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34814244508743286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2477799654006958},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1473168432712555},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09470131993293762},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435341","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1989227777","https://openalex.org/W2007049691","https://openalex.org/W2056712597","https://openalex.org/W2096810661","https://openalex.org/W2140680235","https://openalex.org/W2148674376"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W2160834655"],"abstract_inverted_index":{"We":[0,25],"compare":[1],"circuit":[2,35,84],"and":[3,37,64,74],"architecture":[4],"choices":[5,93],"in":[6,13,61],"the":[7,17,43,62,81,90],"global":[8],"interconnect":[9,63],"of":[10,32,45],"an":[11],"FPGA":[12,83],"order":[14],"to":[15,72,78,94],"find":[16],"minimum":[18],"energy":[19,47,75,98],"design":[20],"for":[21],"low":[22],"voltage":[23,39],"operation.":[24],"look":[26],"at":[27],"switch":[28],"box":[29],"topology,":[30,36],"number":[31],"repeaters,":[33],"receiver":[34,67],"dynamic":[38],"selection,":[40],"all":[41],"with":[42,59],"intent":[44],"minimizing":[46],"consumption.":[48],"The":[49],"results":[50],"show":[51],"that":[52],"using":[53],"a":[54,65],"pass":[55],"gate":[56],"switchbox":[57],"topology":[58],"repeaters":[60],"custom":[66],"lowers":[68],"delay":[69],"by":[70,76],"up":[71,77],"63%":[73],"87%":[79],"from":[80],"standard":[82],"choices.":[85],"This":[86],"work":[87],"also":[88],"identifies":[89],"optimal":[91],"VDD":[92],"maximize":[95],"performance":[96],"under":[97],"constraints":[99],"or":[100],"vice":[101],"versa.":[102]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}