{"id":"https://openalex.org/W2077209089","doi":"https://doi.org/10.1145/2435264.2435340","title":"Low power FPGA design using post-silicon device aging (abstract only)","display_name":"Low power FPGA design using post-silicon device aging (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2077209089","doi":"https://doi.org/10.1145/2435264.2435340","mag":"2077209089"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435340","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027533078","display_name":"Sheng Wei","orcid":"https://orcid.org/0000-0003-4943-3360"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sheng Wei","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112247541","display_name":"Jason Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Xin Zheng","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082847985","display_name":"Miodrag Potkonjak","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miodrag Potkonjak","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027533078"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.2365,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61811527,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"277","last_page":"277"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6840375661849976},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.6749072670936584},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6622949838638306},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6471902132034302},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6418646574020386},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6379189491271973},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5745490789413452},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5209923386573792},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5171584486961365},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.46960505843162537},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4592570662498474},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42702823877334595},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4192201793193817},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.4191080629825592},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4169456958770752},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4106200933456421},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3986304700374603},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3756132125854492},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2616814076900482},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21854230761528015}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6840375661849976},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.6749072670936584},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6622949838638306},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6471902132034302},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6418646574020386},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6379189491271973},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5745490789413452},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5209923386573792},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5171584486961365},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.46960505843162537},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4592570662498474},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42702823877334595},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4192201793193817},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.4191080629825592},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4169456958770752},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4106200933456421},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3986304700374603},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3756132125854492},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2616814076900482},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21854230761528015},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435340","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1557877906","https://openalex.org/W1621319046","https://openalex.org/W1963746503","https://openalex.org/W1975359679","https://openalex.org/W1991353737","https://openalex.org/W2006509495","https://openalex.org/W2010635096","https://openalex.org/W2022698427","https://openalex.org/W2050600392","https://openalex.org/W2059193309","https://openalex.org/W2098762322","https://openalex.org/W2101815940","https://openalex.org/W2103792078","https://openalex.org/W2115073796","https://openalex.org/W2115710914","https://openalex.org/W2122345998","https://openalex.org/W2126460975","https://openalex.org/W2135987877","https://openalex.org/W2137978438","https://openalex.org/W2141752451","https://openalex.org/W2142726556","https://openalex.org/W2144651789","https://openalex.org/W2148557932","https://openalex.org/W2151731855","https://openalex.org/W2155042027","https://openalex.org/W2157653110","https://openalex.org/W2160181362","https://openalex.org/W2168296432"],"related_works":["https://openalex.org/W4293235276","https://openalex.org/W2159561264","https://openalex.org/W2160859600","https://openalex.org/W2126298267","https://openalex.org/W3092420867","https://openalex.org/W2115729972","https://openalex.org/W2117533672","https://openalex.org/W4233474994","https://openalex.org/W2156064231","https://openalex.org/W2088008649"],"abstract_inverted_index":{"The":[0,121],"impact":[1],"of":[2,37,44,82,92,116,123,131],"process":[3],"variation":[4],"(PV)":[5],"in":[6,19],"deep":[7],"submicron":[8],"CMOS":[9],"technologies":[10],"has":[11],"raised":[12],"major":[13],"concerns":[14],"for":[15,72],"energy":[16,27,63,85,134],"optimization":[17,28],"efforts":[18],"FPGAs.":[20],"We":[21,97],"have":[22],"developed":[23],"a":[24,114,128],"post-silicon":[25],"leakage":[26,62,84,110,133],"scheme":[29],"that":[30,47],"raises":[31],"the":[32,45,54,60,69,75,80,93,108,124],"threshold":[33],"voltage":[34],"(by":[35],"way":[36],"negative":[38],"bias":[39],"temperature":[40],"instability":[41],"(NBTI)":[42],"aging)":[43],"components":[46],"are":[48],"either":[49],"unused":[50],"or":[51],"not":[52],"on":[53],"critical":[55],"timing":[56,87],"paths,":[57],"thereby":[58],"reducing":[59],"total":[61],"consumption.":[64],"In":[65],"order":[66],"to":[67,89],"obtain":[68],"input":[70],"vectors":[71],"aging":[73],"only":[74],"targeted":[76],"transistors,":[77],"we":[78],"map":[79],"problem":[81],"minimizing":[83],"under":[86],"constraints":[88],"an":[90],"instance":[91],"satisfiability":[94],"(SAT)":[95],"problem.":[96],"implemented":[98],"low":[99],"power":[100,111],"designs":[101],"targeting":[102],"Xilinx":[103],"Spartan6":[104],"FPGAs":[105],"and":[106,118],"analyzed":[107],"potential":[109,132],"savings":[112],"over":[113],"set":[115],"ITC99":[117],"Opencores":[119],"benchmarks.":[120],"analysis":[122],"experimental":[125],"results":[126],"shows":[127],"substantial":[129],"amount":[130],"reduction":[135],"with":[136],"very":[137],"small":[138],"performance":[139],"degradation.":[140]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}