{"id":"https://openalex.org/W1964555888","doi":"https://doi.org/10.1145/2435264.2435336","title":"Performance and toolchain of a combined GPU/FPGA desktop (abstract only)","display_name":"Performance and toolchain of a combined GPU/FPGA desktop (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W1964555888","doi":"https://doi.org/10.1145/2435264.2435336","mag":"1964555888"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435336","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078788396","display_name":"Bruno da Silva","orcid":"https://orcid.org/0000-0002-4877-9688"},"institutions":[{"id":"https://openalex.org/I98486269","display_name":"Erasmus University College Brussels","ror":"https://ror.org/01767d733","country_code":"BE","type":"education","lineage":["https://openalex.org/I98486269"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Bruno da Silva","raw_affiliation_strings":["Erasmus University College, Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"Erasmus University College, Brussels, Belgium","institution_ids":["https://openalex.org/I98486269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011861898","display_name":"An Braeken","orcid":"https://orcid.org/0000-0002-9965-915X"},"institutions":[{"id":"https://openalex.org/I98486269","display_name":"Erasmus University College Brussels","ror":"https://ror.org/01767d733","country_code":"BE","type":"education","lineage":["https://openalex.org/I98486269"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"An Braeken","raw_affiliation_strings":["Erasmus University College, Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"Erasmus University College, Brussels, Belgium","institution_ids":["https://openalex.org/I98486269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045234765","display_name":"Erik D\u2019Hollander","orcid":"https://orcid.org/0009-0003-3009-7106"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]},{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Erik H. D'Hollander","raw_affiliation_strings":["Ghent University, Ghent, Belgium","[Ghent University, Ghent, BeLgium]"],"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]},{"raw_affiliation_string":"[Ghent University, Ghent, BeLgium]","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079271428","display_name":"Abdellah Touhafi","orcid":"https://orcid.org/0000-0001-8891-180X"},"institutions":[{"id":"https://openalex.org/I98486269","display_name":"Erasmus University College Brussels","ror":"https://ror.org/01767d733","country_code":"BE","type":"education","lineage":["https://openalex.org/I98486269"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Abdellah Touhafi","raw_affiliation_strings":["Erasmus University College, Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"Erasmus University College, Brussels, Belgium","institution_ids":["https://openalex.org/I98486269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105932558","display_name":"Jan G. Cornelis","orcid":"https://orcid.org/0000-0002-6786-7157"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jan G. Cornelis","raw_affiliation_strings":["Free University of Brussels, Brussels, Belgium","Free University of Brussels , Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"Free University of Brussels, Brussels, Belgium","institution_ids":[]},{"raw_affiliation_string":"Free University of Brussels , Brussels, Belgium","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022771488","display_name":"Jan Lemeire","orcid":"https://orcid.org/0000-0002-2106-448X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jan Lemeire","raw_affiliation_strings":["Free University of Brussels, Brussels, Belgium","Free University of Brussels , Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"Free University of Brussels, Brussels, Belgium","institution_ids":[]},{"raw_affiliation_string":"Free University of Brussels , Brussels, Belgium","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5078788396"],"corresponding_institution_ids":["https://openalex.org/I98486269"],"apc_list":null,"apc_paid":null,"fwci":0.56157031,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68961434,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"274","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8810584545135498},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.8397480845451355},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8332514762878418},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6614584922790527},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.6219688057899475},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5244622230529785},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42584025859832764},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14460432529449463},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09960651397705078}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8810584545135498},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.8397480845451355},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8332514762878418},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6614584922790527},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.6219688057899475},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5244622230529785},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42584025859832764},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14460432529449463},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09960651397705078}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435336","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2002555321","https://openalex.org/W2039417226","https://openalex.org/W2063554643","https://openalex.org/W2117015848"],"related_works":["https://openalex.org/W2013037783","https://openalex.org/W2909413202","https://openalex.org/W4385243142","https://openalex.org/W1999008563","https://openalex.org/W3213381848","https://openalex.org/W2005148983","https://openalex.org/W2017587301","https://openalex.org/W2012954338","https://openalex.org/W2096672917","https://openalex.org/W2392023973"],"abstract_inverted_index":{"Low-power,":[0],"high-performance":[1],"computing":[2],"nowadays":[3],"relies":[4],"on":[5],"accelerator":[6],"cards":[7],"to":[8,94,103,144,184,206],"speed":[9],"up":[10],"the":[11,14,19,24,36,54,57,60,67,72,84,89,96,99,105,119,127,133,145,149,153,162,181,185,192,194,208,211],"calculations.":[12],"Combining":[13],"power":[15],"of":[16,21,26,39,74,77,116,159,164,199,202,210],"GPUs":[17],"with":[18,43],"flexibility":[20],"FPGAs":[22],"enlarges":[23],"scope":[25],"problems":[27],"that":[28,132,174],"can":[29],"be":[30],"accelerated":[31],"[2,":[32],"3].":[33],"We":[34],"describe":[35],"performance":[37,63,73,142,209],"analysis":[38],"a":[40,44,75,141],"desktop":[41],"equipped":[42],"GPU":[45,97,120],"Tesla":[46],"2050":[47],"and":[48,59,83,98,101,121,139,196],"an":[49,157,165],"FPGA":[50,100,150],"Virtex-6":[51],"LX240T.":[52],"First,":[53],"balance":[55],"between":[56],"I/O":[58],"raw":[61],"peak":[62],"is":[64,81,113],"depicted":[65],"using":[66],"roofline":[68,90,170],"model":[69,171],"[4].":[70],"Next,":[71],"number":[76],"image":[78],"processing":[79],"algorithms":[80,106],"measured":[82],"results":[85,130],"are":[86,177],"mapped":[87],"onto":[88],"graph.":[91],"This":[92],"allows":[93],"compare":[95],"also":[102,172],"optimize":[104],"for":[107,118,126],"both":[108,175],"accelerators.":[109],"A":[110,187],"programming":[111],"toolchain":[112],"implemented,":[114],"consisting":[115],"OpenCL":[117],"several":[122],"High-Level":[123],"Synthesis":[124],"compilers":[125,135,151],"FPGA.":[128],"Our":[129],"show":[131],"HLS":[134],"outperform":[136],"handwritten":[137],"code":[138],"offer":[140],"comparable":[143],"GPU.":[146],"In":[147],"addition":[148],"reduce":[152],"development":[154],"time":[155],"by":[156,180],"order":[158],"magnitude,":[160],"at":[161],"expense":[163],"increased":[166],"resource":[167],"consumption.":[168],"The":[169],"shows":[173],"accelerators":[176],"equally":[178],"limited":[179],"input/output":[182],"bandwidth":[183],"host.":[186],"well-tuned":[188],"accelerator-based":[189],"codesign,":[190],"identifying":[191],"parallelism,":[193],"computation":[195],"data":[197],"patterns":[198],"different":[200],"classes":[201],"algorithms,":[203],"will":[204],"enable":[205],"maximize":[207],"combined":[212],"GPU/FPGA":[213],"system":[214],"[1].":[215]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}