{"id":"https://openalex.org/W2084831645","doi":"https://doi.org/10.1145/2435264.2435326","title":"Hardware acceleration of TEA and XTEA algorithms on FPGA, GPU and multi-core processors (abstract only)","display_name":"Hardware acceleration of TEA and XTEA algorithms on FPGA, GPU and multi-core processors (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2084831645","doi":"https://doi.org/10.1145/2435264.2435326","mag":"2084831645"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435326","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109080198","display_name":"Vivek Venugopal","orcid":null},"institutions":[{"id":"https://openalex.org/I4401726811","display_name":"Hartford Financial Services (United States)","ror":"https://ror.org/00mwq1g96","country_code":null,"type":"company","lineage":["https://openalex.org/I4401726811"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vivek Venugopal","raw_affiliation_strings":["United Technologies Research Center, E Hartford, CT, USA"],"affiliations":[{"raw_affiliation_string":"United Technologies Research Center, E Hartford, CT, USA","institution_ids":["https://openalex.org/I4401726811"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012259366","display_name":"Devu Manikantan Shila","orcid":"https://orcid.org/0000-0001-9882-147X"},"institutions":[{"id":"https://openalex.org/I4401726811","display_name":"Hartford Financial Services (United States)","ror":"https://ror.org/00mwq1g96","country_code":null,"type":"company","lineage":["https://openalex.org/I4401726811"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Devu Manikantan Shila","raw_affiliation_strings":["United Technologies Research Center, E Hartford, CT, USA"],"affiliations":[{"raw_affiliation_string":"United Technologies Research Center, E Hartford, CT, USA","institution_ids":["https://openalex.org/I4401726811"]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109080198"],"corresponding_institution_ids":["https://openalex.org/I4401726811"],"apc_list":null,"apc_paid":null,"fwci":0.6304,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70895456,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"270","last_page":"270"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9771000146865845,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9771000146865845,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9624000191688538,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9465000033378601,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8492497801780701},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8052886724472046},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.6598460078239441},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5890881419181824},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4995427131652832},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.49117133021354675},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4731239676475525},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.4366956949234009},{"id":"https://openalex.org/keywords/graphics-processing-unit","display_name":"Graphics processing unit","score":0.4299250543117523},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41968047618865967},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.4127192199230194},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2280149757862091},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07195550203323364}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8492497801780701},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8052886724472046},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.6598460078239441},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5890881419181824},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4995427131652832},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.49117133021354675},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4731239676475525},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.4366956949234009},{"id":"https://openalex.org/C2779851693","wikidata":"https://www.wikidata.org/wiki/Q183484","display_name":"Graphics processing unit","level":2,"score":0.4299250543117523},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41968047618865967},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.4127192199230194},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2280149757862091},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07195550203323364}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435326","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2187181201","https://openalex.org/W2983282793","https://openalex.org/W1973046741","https://openalex.org/W2119534391","https://openalex.org/W2503137108","https://openalex.org/W3012895752","https://openalex.org/W1966576946","https://openalex.org/W2023770367","https://openalex.org/W2765743988","https://openalex.org/W2062253548"],"abstract_inverted_index":{"Field":[0],"programmable":[1],"gate":[2],"arrays":[3],"(FPGA)":[4],"are":[5,107],"extensively":[6],"used":[7],"for":[8,37,109,151],"rapid":[9],"prototyping":[10],"in":[11,60,82,122],"embedded":[12],"system":[13],"applications.":[14],"While":[15],"hardware":[16],"acceleration":[17],"can":[18,31],"be":[19,33],"done":[20],"via":[21],"specialized":[22,39],"processors":[23],"like":[24],"a":[25,126,143],"Graphical":[26],"Processing":[27],"Unit":[28],"(GPU),":[29],"they":[30],"also":[32],"accomplished":[34],"with":[35,86],"FPGAs":[36,78],"more":[38,147],"scenarios.":[40],"GPUs":[41,76,112],"essentially":[42],"consist":[43],"of":[44,62,75,89,118,129,145],"massively":[45],"parallel":[46],"cores":[47],"and":[48,65,77,101,113,120],"have":[49],"high":[50],"memory":[51],"bandwidth;":[52],"FPGAs,":[53],"on":[54,111],"the":[55,73,149],"other":[56],"hand,":[57],"provide":[58],"flexibility":[59],"terms":[61],"customizable":[63],"I/O":[64],"computational":[66],"resources.":[67],"In":[68],"this":[69,123],"paper,":[70],"we":[71],"explore":[72],"usage":[74],"as":[79],"cryptographic":[80],"co-processors":[81],"streaming":[83],"dataflow":[84],"systems":[85],"huge":[87],"rate":[88],"data":[90],"inhalation.":[91],"Two":[92],"classic":[93],"lightweight":[94],"encryption":[95],"algorithms,":[96],"Tiny":[97,103],"Encryption":[98,104],"Algorithm":[99,105],"(TEA)":[100],"Extended":[102],"(XTEA),":[106],"targeted":[108],"implementation":[110,138],"FPGAs.":[114],"The":[115,135],"GPU":[116,150],"implementations":[117],"TEA":[119],"XTEA":[121],"study":[124],"depict":[125],"maximum":[127],"speedup":[128],"13x":[130],"over":[131],"CPU":[132],"based":[133],"implementation.":[134],"pipelined":[136],"FPGA":[137],"is":[139],"able":[140],"to":[141],"realize":[142],"throughput":[144],"6-9x":[146],"than":[148],"small":[152],"plaintext":[153],"sizes.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}