{"id":"https://openalex.org/W1989228066","doi":"https://doi.org/10.1145/2435264.2435316","title":"FPGA-based acceleration of cascaded support vector machines for embedded applications (abstract only)","display_name":"FPGA-based acceleration of cascaded support vector machines for embedded applications (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W1989228066","doi":"https://doi.org/10.1145/2435264.2435316","mag":"1989228066"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435316","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085843780","display_name":"Christos Kyrkou","orcid":"https://orcid.org/0000-0002-7926-7642"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":true,"raw_author_name":"Christos Kyrkou","raw_affiliation_strings":["University of Cyprus & KIOS Research Center, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"University of Cyprus & KIOS Research Center, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041150785","display_name":"Christos-Savvas Bouganis","orcid":"https://orcid.org/0000-0002-4906-4510"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Christos Savvas Bouganis","raw_affiliation_strings":["London Imperial College, London, United Kingdom"],"affiliations":[{"raw_affiliation_string":"London Imperial College, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041366767","display_name":"Theocharis Theocharides","orcid":"https://orcid.org/0000-0001-7222-9152"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Theocharis Theocharides","raw_affiliation_strings":["University of Cyprus & KIOS Research Center, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"University of Cyprus & KIOS Research Center, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085843780"],"corresponding_institution_ids":["https://openalex.org/I34771391"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11103523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"267","last_page":"267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.982699990272522,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.982699990272522,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13731","display_name":"Advanced Computing and Algorithms","score":0.970300018787384,"subfield":{"id":"https://openalex.org/subfields/3322","display_name":"Urban Studies"},"field":{"id":"https://openalex.org/fields/33","display_name":"Social Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9639999866485596,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8198274374008179},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8106757402420044},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.7917912006378174},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6574802398681641},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.6109057664871216},{"id":"https://openalex.org/keywords/classifier","display_name":"Classifier (UML)","score":0.4927423298358917},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4911162555217743},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4838472902774811},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4431358277797699},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.43354180455207825},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34794530272483826},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"Pattern recognition (psychology)","score":0.34626707434654236},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3366053104400635},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08697038888931274},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0852709412574768}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8198274374008179},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8106757402420044},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.7917912006378174},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6574802398681641},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.6109057664871216},{"id":"https://openalex.org/C95623464","wikidata":"https://www.wikidata.org/wiki/Q1096149","display_name":"Classifier (UML)","level":2,"score":0.4927423298358917},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4911162555217743},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4838472902774811},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4431358277797699},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.43354180455207825},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34794530272483826},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.34626707434654236},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3366053104400635},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08697038888931274},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0852709412574768},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435316","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2390042878","https://openalex.org/W2374017528","https://openalex.org/W1576787868"],"abstract_inverted_index":{"Support":[0],"Vector":[1],"Machines":[2],"(SVMs)":[3],"are":[4],"considered":[5],"one":[6],"of":[7,25,82,89,113,151,176,182,199],"the":[8,29,56,77,87,110,114,138,152,160,185,191,197],"most":[9],"popular":[10],"classification":[11,30,54,58,210],"algorithms":[12],"yielding":[13],"high":[14],"accuracy":[15],"rates.":[16],"However,":[17,63],"SVMs":[18],"often":[19],"require":[20],"processing":[21,42,80,96,155],"a":[22,102,127,164,180],"large":[23],"number":[24],"support":[26],"vectors,":[27],"making":[28],"process":[31],"computationally":[32],"demanding,":[33],"and":[34,79,132,163],"hence":[35],"it":[36],"is":[37,70,97,171],"challenging":[38,72],"to":[39,51,73,101,108,118],"meet":[40],"real-time":[41,68],"constraints":[43],"imposed":[44],"by":[45],"many":[46],"embedded":[47],"applications.":[48],"In":[49],"order":[50,107],"improve":[52],"SVM":[53,95,116,167,188],"times":[55],"cascade":[57,84,115,154],"scheme":[59],"has":[60],"been":[61],"proposed.":[62],"even":[64],"in":[65,99,106,196,209],"this":[66],"case":[67],"performance":[69,175],"still":[71],"achieve":[74],"without":[75,158],"exploiting":[76],"throughput":[78],"requirements":[81,112],"each":[83],"stage.":[85],"Hence":[86],"design":[88],"an":[90,173],"FPGA-based":[91],"accelerator":[92,123,170],"for":[93],"cascaded":[94],"proposed;":[98],"addition":[100],"hardware":[103,192],"reduction":[104,161,193,208],"method":[105,194],"reduce":[109],"implementation":[111],"leading":[117],"significant":[119],"resource":[120],"savings.":[121],"The":[122,169],"was":[124,146],"implemented":[125],"on":[126,141],"Virtex":[128],"5":[129],"FPGA":[130,149,202],"platform":[131],"evaluated":[133],"using":[134,159],"face":[135],"detection":[136],"as":[137],"target":[139],"application":[140],"640\u00d7480":[142],"resolution":[143],"images.":[144],"It":[145],"compared":[147],"against":[148],"implementations":[150],"same":[153],"architecture":[156],"but":[157],"method,":[162],"single":[165,186],"parallel":[166,187],"classifier.":[168,189],"capable":[172],"average":[174],"70":[177],"frames-per-second,":[178],"achieving":[179],"speed-up":[181],"5\u00d7":[183],"over":[184],"Furthermore,":[190],"results":[195],"utilization":[198],"43%":[200],"less":[201],"LUT":[203],"resources,":[204],"with":[205],"only":[206],"0.7%":[207],"accuracy.":[211]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}