{"id":"https://openalex.org/W2149127897","doi":"https://doi.org/10.1145/2435264.2435315","title":"Hybrid masking using intra-masking dual-rail memory on LUT for SCA-Resistant AES implementation on FPGA (abstract only)","display_name":"Hybrid masking using intra-masking dual-rail memory on LUT for SCA-Resistant AES implementation on FPGA (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2149127897","doi":"https://doi.org/10.1145/2435264.2435315","mag":"2149127897"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435315","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037073589","display_name":"Anh Tuan Hoang","orcid":"https://orcid.org/0000-0002-1767-8040"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Anh-Tuan Hoang","raw_affiliation_strings":["Ritsumeikan University, Shiga prefecture, Kusatsu city, Japan"],"affiliations":[{"raw_affiliation_string":"Ritsumeikan University, Shiga prefecture, Kusatsu city, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007179822","display_name":"Takeshi Fujino","orcid":"https://orcid.org/0000-0001-9441-3137"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Fujino","raw_affiliation_strings":["Ritsumeikan University, Shiga prefecture, Kusatsu city, Japan"],"affiliations":[{"raw_affiliation_string":"Ritsumeikan University, Shiga prefecture, Kusatsu city, Japan","institution_ids":["https://openalex.org/I135768898"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037073589"],"corresponding_institution_ids":["https://openalex.org/I135768898"],"apc_list":null,"apc_paid":null,"fwci":0.4809,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.77289935,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"266","last_page":"267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7419449090957642},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.671675443649292},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.6665669083595276},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5151342153549194},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.49234235286712646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43249472975730896},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4271726906299591},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40490537881851196}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7419449090957642},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.671675443649292},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.6665669083595276},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5151342153549194},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.49234235286712646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43249472975730896},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4271726906299591},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40490537881851196},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435315","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2111241003","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W3146360095","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2184011203"],"abstract_inverted_index":{"In":[0],"current":[1],"countermeasure":[2],"design":[3,45,187],"trends":[4],"against":[5],"Different":[6],"Power":[7],"Analysis":[8],"(DPA),":[9],"security":[10,20],"at":[11],"gate":[12],"level":[13],"is":[14,64,156,169,188],"required":[15],"in":[16,73,119],"addition":[17],"to":[18,30,42],"the":[19,70,74,129,147,160,166,172,176,179,183,191,218,223,229],"algorithm.":[21],"Several":[22],"Dual-rail":[23,92],"pre-charge":[24],"logics":[25],"(DPL)":[26],"have":[27],"been":[28],"proposed":[29],"achieve":[31],"this":[32,39],"goal.":[33],"Designs":[34],"using":[35,90],"ASIC":[36],"can":[37],"attain":[38],"goal":[40],"owing":[41],"its":[43],"backend":[44],"restrictions":[46,75],"on":[47,55,76,80],"placement":[48,77,148],"and":[49,78,107,127,132,144,149,178,194,228],"routing.":[50],"However,":[51],"implementing":[52],"these":[53],"designs":[54],"Field":[56],"Programmable":[57],"Gate":[58],"Array":[59],"(FPGA)":[60],"without":[61],"information":[62],"leakage":[63],"still":[65],"a":[66,108,116,137],"problem":[67],"because":[68],"of":[69,146,175,190],"difficulty":[71],"involved":[72],"routing":[79,150],"FPGA.":[81],"This":[82,140],"paper":[83],"describes":[84],"our":[85],"novel":[86],"Hybrid":[87],"Masking":[88],"implementations":[89,215],"Intra-Masking":[91,230],"Memory":[93],"(IMDRM)":[94],"approach":[95],"for":[96],"Side-channel-resistant":[97],"AES.":[98],"The":[99,111,152,186],"hybrid":[100],"masking":[101,113,154],"scheme":[102,114,155],"includes":[103],"an":[104],"additive":[105,112,161],"mask":[106],"multiplicative":[109,153],"mask.":[110],"utilizes":[115],"dual-rail":[117,130,184],"memory,":[118],"which":[120,168],"all":[121],"unsafe":[122],"nodes,":[123],"such":[124,216],"as":[125,217],"unmasking":[126],"masking,":[128],"memory":[131],"buses":[133],"are":[134],"packed":[135],"into":[136],"single":[138],"LUT.":[139],"makes":[141],"them":[142],"balanced":[143],"independent":[145,189],"tools.":[151],"then":[157],"applied":[158],"over":[159],"masked":[162,180],"values.":[163],"It":[164,203],"removes":[165],"joint-leakage,":[167],"caused":[170],"by":[171],"joint":[173],"processing":[174],"masks":[177],"values":[181],"inside":[182],"memory.":[185],"cryptographic":[192],"algorithm":[193],"persistent":[195],"with":[196],"SCA":[197,213],"attacks":[198],"even":[199],"after":[200],"1,000,000":[201],"traces.":[202],"also":[204],"occupied":[205],"smaller":[206],"hardware":[207],"size":[208],"than":[209],"most":[210],"other":[211],"advanced":[212],"resistant":[214],"Wave":[219],"Dynamic":[220],"Differential":[221],"Logic,":[222,227],"Masked":[224],"Dual-Rail":[225,231],"Pre-charge":[226],"Memory.":[232]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}