{"id":"https://openalex.org/W1983141224","doi":"https://doi.org/10.1145/2435264.2435312","title":"A latency-optimized hybrid network for clustering FPGAs (abstract only)","display_name":"A latency-optimized hybrid network for clustering FPGAs (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W1983141224","doi":"https://doi.org/10.1145/2435264.2435312","mag":"1983141224"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435312","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032121944","display_name":"Trevor Bunker","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Trevor Bunker","raw_affiliation_strings":["University of California, San Diego, La Jolla, CA, USA","University of California - San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"University of California - San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005764203","display_name":"Steven Swanson","orcid":"https://orcid.org/0000-0002-5896-1037"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Swanson","raw_affiliation_strings":["University of California, San Diego, La Jolla, CA, USA","University of California - San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"University of California - San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5032121944"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09464916,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"266","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8139208555221558},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6964484453201294},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5766192674636841},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5683172941207886},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.42937469482421875},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4233143925666809},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.41968604922294617},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35344260931015015},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32127320766448975},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.30507364869117737}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8139208555221558},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6964484453201294},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5766192674636841},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5683172941207886},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.42937469482421875},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4233143925666809},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.41968604922294617},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35344260931015015},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32127320766448975},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.30507364869117737},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435312","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W2077556206","https://openalex.org/W2080804082","https://openalex.org/W2106982779","https://openalex.org/W2120820413","https://openalex.org/W2124150072","https://openalex.org/W2136084694","https://openalex.org/W2154815337","https://openalex.org/W2158087462","https://openalex.org/W4231436395","https://openalex.org/W6683063394"],"related_works":["https://openalex.org/W2122026593","https://openalex.org/W2582203024","https://openalex.org/W1588358165","https://openalex.org/W4237683758","https://openalex.org/W2370711413","https://openalex.org/W2052038519","https://openalex.org/W2375932043","https://openalex.org/W2111241003","https://openalex.org/W2841075164","https://openalex.org/W2587018561"],"abstract_inverted_index":{"The":[0,99,116,147],"data-intensive":[1],"applications":[2],"that":[3,14,74,90],"will":[4],"shape":[5],"computing":[6],"in":[7],"the":[8,37,71,108,111,138,155],"coming":[9],"decades":[10],"require":[11],"scalable":[12,16],"architectures":[13],"incorporate":[15],"data":[17,33],"and":[18,21,27,80,94,113,127,150,159],"compute":[19],"resources":[20],"can":[22],"support":[23],"unstructured":[24],"(e.g.,":[25,29],"logs)":[26],"semi-structured":[28],"large":[30],"graph,":[31],"XML)":[32],"sets.":[34],"To":[35],"explore":[36],"suitability":[38],"of":[39,54,60,124,132,144,154,161],"FPGAs":[40,63],"for":[41,92,96,107],"these":[42],"computations,":[43],"we":[44],"are":[45],"constructing":[46],"an":[47,141],"FPGA-based":[48],"system":[49,117],"with":[50,86],"a":[51,58,87,102,119,128],"memory":[52],"capacity":[53,131],"512":[55],"GB":[56],"from":[57],"collection":[59],"32":[61],"Virtex-5":[62],"spread":[64],"across":[65],"8":[66],"enclosures.":[67],"This":[68],"poster":[69],"describes":[70],"system's":[72],"interconnect":[73],"combines":[75],"inter-enclosure":[76],"high-speed":[77],"serial":[78],"links":[79],"wide,":[81],"single-ended":[82],"intra-enclosure":[83,114],"on-board":[84],"traces":[85],"network":[88,100,139],"topology":[89],"optimizes":[91],"latency":[93],"bandwidth":[95,123],"small":[97],"packets.":[98],"uses":[101],"multi-level":[103],"radix-12":[104],"router":[105,151],"optimized":[106],"asymmetry":[109],"between":[110],"inter-":[112],"links.":[115],"has":[118],"peak":[120],"theoretical":[121],"bisection":[122],"247.2":[125],"Gb/s":[126],"total":[129],"switching":[130],"2.13":[133],"Tb/s.":[134],"Under":[135],"random":[136],"traffic,":[137],"sustains":[140],"aggregate":[142],"throughput":[143],"354.3":[145],"Gb/s.":[146],"channel":[148],"transceivers":[149],"consume":[152],"22%":[153],"FPGAs'":[156],"Block":[157],"RAMs":[158],"33%":[160],"their":[162],"FPGA":[163],"Slices.":[164]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}