{"id":"https://openalex.org/W2036594909","doi":"https://doi.org/10.1145/2435264.2435311","title":"Towards automatic customization of interconnect and memory in the CoRAM abstraction (abstract only)","display_name":"Towards automatic customization of interconnect and memory in the CoRAM abstraction (abstract only)","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2036594909","doi":"https://doi.org/10.1145/2435264.2435311","mag":"2036594909"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435311","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064639991","display_name":"Eric S. Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eric S. Chung","raw_affiliation_strings":["Microsoft Research, Mountain View, CA, USA","Microsoft Research, Mountain View, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Microsoft Research, Mountain View, CA, USA","institution_ids":["https://openalex.org/I1290206253"]},{"raw_affiliation_string":"Microsoft Research, Mountain View, CA, USA#TAB#","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069512237","display_name":"Michael Papamichael","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael K. Papamichael","raw_affiliation_strings":["Carnegie Mellon, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064639991"],"corresponding_institution_ids":["https://openalex.org/I1290206253"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13090866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"265","last_page":"265"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7865201830863953},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7143661975860596},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6168107390403748},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5550421476364136},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5170336365699768},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5063692331314087},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.45591434836387634},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1830722689628601},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1283705234527588},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11283117532730103}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7865201830863953},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7143661975860596},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6168107390403748},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5550421476364136},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5170336365699768},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5063692331314087},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.45591434836387634},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1830722689628601},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1283705234527588},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11283117532730103}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435311","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1976878754","https://openalex.org/W2091990457","https://openalex.org/W2112678088"],"related_works":["https://openalex.org/W2159103767","https://openalex.org/W1508867949","https://openalex.org/W3166559827","https://openalex.org/W4312455642","https://openalex.org/W2056115800","https://openalex.org/W1658679679","https://openalex.org/W2109107615","https://openalex.org/W3103981520","https://openalex.org/W1967938402","https://openalex.org/W2386041993"],"abstract_inverted_index":{"When":[0],"developing":[1],"applications":[2],"to":[3,9,22,27,40,107],"run":[4],"on":[5,13],"FPGAs,":[6],"we":[7],"tend":[8],"expend":[10],"great":[11,73],"effort":[12],"crafting":[14],"the":[15,23,47,52,66,86,120,127,138,160],"custom":[16,98],"hardware":[17,139],"acceleration":[18],"datapath---but":[19],"blindly":[20],"turn":[21],"FPGA":[24],"vendor":[25],"tool/library":[26],"provide":[28],"default":[29,53],"solutions":[30,55],"for":[31,60,75,126,131],"on-chip":[32],"interconnect":[33,87,99],"and":[34,49,78,88,101,134,142],"external":[35,143],"interfaces.":[36],"This":[37,62,91],"often":[38],"leads":[39],"ineffective":[41],"communication-":[42],"or":[43],"memory-bound":[44],"implementations":[45],"since":[46],"design":[48,58],"tuning":[50],"of":[51,85],"general-purpose":[54],"necessarily":[56],"makes":[57],"compromises":[59],"generality.":[61],"is":[63,148,157],"counterproductive":[64],"as":[65],"FPGA's":[67],"flexible":[68],"reconfigurability":[69],"should":[70],"afford":[71],"us":[72],"opportunities":[74],"performance":[76],"gain":[77],"cost":[79],"reduction":[80],"through":[81],"extensive":[82],"application-specific":[83],"customization":[84],"interface":[89],"IPs.":[90],"work":[92],"presents":[93],"a":[94,115],"compiler":[95,121],"that":[96],"generates":[97],"topology":[100],"connectivity":[102,133],"with":[103],"appropriately":[104],"scaled":[105],"capacity":[106],"support":[108],"an":[109,123,149],"application's":[110],"exact":[111],"communication":[112],"requirements":[113,136],"at":[114],"minimized":[116],"cost.":[117],"More":[118],"specifically,":[119],"analyzes":[122],"application":[124],"developed":[125],"CoRAM":[128],"abstraction":[129],"[1,2]":[130],"its":[132],"bandwidth":[135],"between":[137],"processing":[140],"kernels":[141],"DRAM":[144],"banks.":[145],"The":[146],"result":[147],"extremely":[150],"fine-tuned":[151],"custom-topology":[152],"soft-logic":[153],"network-on-chip":[154],"interconnect,":[155],"which":[156],"enabled":[158],"by":[159],"CONNECT":[161],"NoC":[162],"framework":[163],"[3].":[164]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}