{"id":"https://openalex.org/W2080251468","doi":"https://doi.org/10.1145/2435264.2435298","title":"Area-efficient near-associative memories on FPGAs","display_name":"Area-efficient near-associative memories on FPGAs","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2080251468","doi":"https://doi.org/10.1145/2435264.2435298","mag":"2080251468"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435298","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035306257","display_name":"Udit Dhawan","orcid":null},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Udit Dhawan","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087585086","display_name":"Andr\u00e9 DeHon","orcid":"https://orcid.org/0000-0001-9177-7699"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 DeHon","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035306257"],"corresponding_institution_ids":["https://openalex.org/I79576946"],"apc_list":null,"apc_paid":null,"fwci":4.0978,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.94116597,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"191","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8300557136535645},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6878409385681152},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6410296559333801},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6251755356788635},{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.5641929507255554},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.4927544891834259},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.47658297419548035},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.46499693393707275},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.42972874641418457},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3974820077419281},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3333359956741333},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.2200486660003662},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.15625432133674622},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1034008264541626}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8300557136535645},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6878409385681152},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6410296559333801},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6251755356788635},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.5641929507255554},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4927544891834259},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.47658297419548035},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.46499693393707275},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.42972874641418457},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3974820077419281},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3333359956741333},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.2200486660003662},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.15625432133674622},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1034008264541626},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435298","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1486384684","https://openalex.org/W1904058066","https://openalex.org/W1968630848","https://openalex.org/W1980088630","https://openalex.org/W1989016096","https://openalex.org/W2018593616","https://openalex.org/W2036853599","https://openalex.org/W2057627091","https://openalex.org/W2059879891","https://openalex.org/W2066339098","https://openalex.org/W2069074882","https://openalex.org/W2090994050","https://openalex.org/W2108321287","https://openalex.org/W2123845384","https://openalex.org/W2125770033","https://openalex.org/W2126540423","https://openalex.org/W2130870362","https://openalex.org/W2132647359","https://openalex.org/W2139870147","https://openalex.org/W2146005787","https://openalex.org/W2152966189","https://openalex.org/W2157855196","https://openalex.org/W2159793853","https://openalex.org/W2161614117","https://openalex.org/W2912437396"],"related_works":["https://openalex.org/W2107697999","https://openalex.org/W1902246517","https://openalex.org/W1603053866","https://openalex.org/W2125477157","https://openalex.org/W2106040618","https://openalex.org/W1739853933","https://openalex.org/W323315606","https://openalex.org/W2174684259","https://openalex.org/W2061185823","https://openalex.org/W1886975830"],"abstract_inverted_index":{"Associative":[0],"memories":[1,25,37,126],"can":[2,13],"map":[3],"sparsely":[4],"used":[5],"keys":[6],"to":[7,63,73,102,142,175],"values":[8],"with":[9,135],"low":[10],"latency":[11,153],"but":[12],"incur":[14],"heavy":[15],"area":[16,77,139],"overheads.":[17],"The":[18],"lack":[19],"of":[20,34,70,79,116],"customized":[21],"hardware":[22],"for":[23,113,162,170,178,183],"associative":[24,82,125,157,181],"in":[26],"today's":[27],"mainstream":[28],"FPGAs":[29],"exacerbates":[30],"the":[31,39,76,87,120,129,145,148,155],"overhead":[32],"cost":[33],"building":[35],"these":[36],"using":[38],"fixed":[40],"address":[41],"match":[42,136],"BRAMs.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47,96],"develop":[48],"a":[49,56,80,91,114,163,179,184],"new,":[50],"FPGA-friendly,":[51],"memory":[52,83,111,158,182],"architecture":[53,89,150],"based":[54],"on":[55,84],"multiple":[57],"hash":[58],"scheme":[59],"that":[60,98],"is":[61,100],"able":[62,101],"achieve":[64,103],"near-associative":[65,104],"performance":[66],"(less":[67],"than":[68,123,154],"5%":[69],"evictions":[71],"due":[72],"conflicts)":[74],"without":[75],"overheads":[78],"fully":[81,124,156,180],"FPGAs.":[85],"Using":[86],"proposed":[88],"as":[90],"64KB":[92],"L1":[93],"data":[94],"cache,":[95],"show":[97],"it":[99],"miss-rates":[105],"while":[106],"consuming":[107],"6-7\u00d7":[108],"less":[109],"FPGA":[110],"resources":[112],"set":[115],"benchmark":[117],"programs":[118],"from":[119],"SPEC2006":[121],"suite":[122],"generated":[127],"by":[128],"Xilinx":[130],"Coregen":[131],"tool.":[132],"Benefits":[133],"increase":[134],"width,":[137],"allowing":[138],"reduction":[140],"up":[141],"100\u00d7.":[143],"At":[144],"same":[146],"time,":[147],"new":[149],"has":[151],"lower":[152],"--":[159],"3.7":[160],"ns":[161,169,177],"1024-entry":[164],"flat":[165],"version":[166,173],"or":[167],"6.1":[168],"an":[171],"area-efficient":[172],"compared":[174],"8.8":[176],"64b":[185],"key.":[186]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}