{"id":"https://openalex.org/W2139669396","doi":"https://doi.org/10.1145/2435264.2435297","title":"Embedding-based placement of processing element networks on FPGAs for physical model simulation","display_name":"Embedding-based placement of processing element networks on FPGAs for physical model simulation","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2139669396","doi":"https://doi.org/10.1145/2435264.2435297","mag":"2139669396"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435297","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039038691","display_name":"Bailey Miller","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bailey Miller","raw_affiliation_strings":["University of California, Riverside, Riverside, CA, USA","University of California, RIverside, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"University of California, RIverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001290812","display_name":"Frank Vahid","orcid":"https://orcid.org/0000-0001-5416-0032"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Vahid","raw_affiliation_strings":["University of California, Riverside, Riverside, CA, USA","University of California, RIverside, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"University of California, RIverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019614336","display_name":"Tony Givargis","orcid":"https://orcid.org/0000-0002-1608-9324"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tony Givargis","raw_affiliation_strings":["University of California, Irvine, Irvine, CA, USA","University of California Irvine, IRVINE, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"University of California Irvine, IRVINE, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5039038691"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":0.6343,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72017914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"181","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7556943893432617},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7375070452690125},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.6955782175064087},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.5919826030731201},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5845023393630981},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5650664567947388},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.5101661682128906},{"id":"https://openalex.org/keywords/physical-system","display_name":"Physical system","score":0.4785497784614563},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4584689736366272},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4510839879512787},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3182125985622406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24234619736671448},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1476205587387085}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7556943893432617},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7375070452690125},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.6955782175064087},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.5919826030731201},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5845023393630981},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5650664567947388},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.5101661682128906},{"id":"https://openalex.org/C116672817","wikidata":"https://www.wikidata.org/wiki/Q1454986","display_name":"Physical system","level":2,"score":0.4785497784614563},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4584689736366272},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4510839879512787},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3182125985622406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24234619736671448},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1476205587387085},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2435264.2435297","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.700.4848","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.700.4848","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ics.uci.edu/%7Egivargis/pubs/C52.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1545790954","https://openalex.org/W1559779136","https://openalex.org/W1821578096","https://openalex.org/W1963483878","https://openalex.org/W1980491572","https://openalex.org/W1983678353","https://openalex.org/W1986342384","https://openalex.org/W1997820336","https://openalex.org/W2022272738","https://openalex.org/W2027992700","https://openalex.org/W2029323679","https://openalex.org/W2034596326","https://openalex.org/W2045443140","https://openalex.org/W2063693062","https://openalex.org/W2064088908","https://openalex.org/W2074149784","https://openalex.org/W2101553812","https://openalex.org/W2105489690","https://openalex.org/W2109184897","https://openalex.org/W2109562758","https://openalex.org/W2111509893","https://openalex.org/W2117455025","https://openalex.org/W2123313126","https://openalex.org/W2123998089","https://openalex.org/W2149277290","https://openalex.org/W2157211828","https://openalex.org/W2162141797","https://openalex.org/W2995286892","https://openalex.org/W3142340468","https://openalex.org/W4213189266"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W3046370962"],"abstract_inverted_index":{"Physical":[0],"models":[1,23,39,142,167],"utilize":[2],"mathematical":[3],"equations":[4,72],"to":[5,47,73,95,168],"model":[6,60,71,124],"physical":[7,22,38,52,70,96,123,141],"systems":[8],"like":[9],"airway":[10],"mechanics,":[11],"neuron":[12],"networks,":[13],"or":[14],"chemical":[15],"reactions.":[16],"Previous":[17],"work":[18],"has":[19],"shown":[20],"that":[21,42,119],"can":[24,120],"execute":[25],"fast":[26],"on":[27,40,99,171],"FPGAs":[28,41],"(field-programmable":[29],"gate":[30],"arrays).":[31],"We":[32,106],"introduce":[33],"an":[34,100,126,172],"approach":[35,68,112],"for":[36,139],"implementing":[37],"applies":[43],"graph":[44,80,82,94,103,147],"theoretic":[45,83],"techniques":[46],"make":[48],"use":[49,160],"of":[50,66,161],"a":[51,74,109],"model's":[53],"natural":[54],"structure--tree,":[55],"ring,":[56],"chain,":[57],"etc.--resulting":[58],"in":[59],"execution":[61],"speedups.":[62],"A":[63,86],"first":[64],"phase":[65,88],"the":[67,90,146,152],"maps":[69,89],"structured":[75,91],"virtual":[76,92],"PE":[77,93,97],"(processing":[78],"element)":[79],"using":[81,102,145,151],"folding":[84],"techniques.":[85],"second":[87],"regions":[98],"FPGA":[101,127,162,173],"embedding":[104,148],"theory.":[105],"also":[107,164],"present":[108],"simulated":[110,153],"annealing":[111,154],"with":[113,128],"custom":[114],"cost":[115],"and":[116,149],"neighbor":[117],"functions":[118],"map":[121],"any":[122],"onto":[125],"low":[129],"wire":[130],"costs.":[131],"Average":[132],"circuit":[133],"speedup":[134],"improvements":[135],"over":[136],"previous":[137],"works":[138],"various":[140],"are":[143],"65%":[144],"35%":[150],"approach.":[155],"Each":[156],"approach's":[157],"more":[158],"efficient":[159],"resources":[163],"enables":[165],"larger":[166],"be":[169],"implemented":[170],"device.":[174]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}