{"id":"https://openalex.org/W2012584989","doi":"https://doi.org/10.1145/2435264.2435286","title":"Placement of repair circuits for in-field FPGA repair","display_name":"Placement of repair circuits for in-field FPGA repair","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2012584989","doi":"https://doi.org/10.1145/2435264.2435286","mag":"2012584989"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435286","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435286","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041342112","display_name":"Michael Wirthlin","orcid":"https://orcid.org/0000-0003-0328-6713"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael Wirthlin","raw_affiliation_strings":["Brigham Young University, Provo, UT, USA"],"affiliations":[{"raw_affiliation_string":"Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006963674","display_name":"Josh Jensen","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Josh Jensen","raw_affiliation_strings":["Brigham Young University, Provo, UT, USA"],"affiliations":[{"raw_affiliation_string":"Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086055138","display_name":"Alex James Wilson","orcid":"https://orcid.org/0000-0001-7457-6350"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Wilson","raw_affiliation_strings":["Brigham Young University, Provo, UT, USA"],"affiliations":[{"raw_affiliation_string":"Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030073474","display_name":"Will Howes","orcid":null},"institutions":[{"id":"https://openalex.org/I1282311441","display_name":"Lawrence Livermore National Laboratory","ror":"https://ror.org/041nk4h53","country_code":"US","type":"facility","lineage":["https://openalex.org/I1282311441","https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210138311"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Will Howes","raw_affiliation_strings":["Lawrence Livermore Laboratory, Livermore, CA, USA"],"affiliations":[{"raw_affiliation_string":"Lawrence Livermore Laboratory, Livermore, CA, USA","institution_ids":["https://openalex.org/I1282311441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025156540","display_name":"Shi-Jie Wen","orcid":"https://orcid.org/0009-0002-7478-2351"},"institutions":[{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]},{"id":"https://openalex.org/I2801562743","display_name":"Cisco College","ror":"https://ror.org/03gc7jk79","country_code":"US","type":"education","lineage":["https://openalex.org/I2801562743"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Shi-Jie Wen","raw_affiliation_strings":["Cisco, San Jose, CA, USA",", Cisco, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cisco, San Jose, CA, USA","institution_ids":["https://openalex.org/I2801562743"]},{"raw_affiliation_string":", Cisco, San Jose, CA, USA","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111711578","display_name":"Rick Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I2801562743","display_name":"Cisco College","ror":"https://ror.org/03gc7jk79","country_code":"US","type":"education","lineage":["https://openalex.org/I2801562743"]},{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Rick Wong","raw_affiliation_strings":["Cisco, San Jose, CA, USA",", Cisco, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cisco, San Jose, CA, USA","institution_ids":["https://openalex.org/I2801562743"]},{"raw_affiliation_string":", Cisco, San Jose, CA, USA","institution_ids":["https://openalex.org/I151281966"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5041342112"],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5884296,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"115","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7226424813270569},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.6958287358283997},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.694916844367981},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6418885588645935},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5963059663772583},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5595617294311523},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.489757776260376},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4699404835700989},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.460172563791275},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4263796806335449},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4128859043121338},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40341123938560486},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3821236789226532},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23154836893081665},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17633768916130066},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.136921226978302}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7226424813270569},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.6958287358283997},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.694916844367981},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6418885588645935},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5963059663772583},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5595617294311523},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.489757776260376},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4699404835700989},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.460172563791275},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4263796806335449},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4128859043121338},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40341123938560486},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3821236789226532},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23154836893081665},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17633768916130066},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.136921226978302},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435286","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435286","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W145975779","https://openalex.org/W1983346512","https://openalex.org/W2068920660","https://openalex.org/W2090396933","https://openalex.org/W2096445089","https://openalex.org/W2116173575","https://openalex.org/W2117082818","https://openalex.org/W2136629399","https://openalex.org/W2139637699","https://openalex.org/W2145897936","https://openalex.org/W2158950300","https://openalex.org/W2164609960","https://openalex.org/W2171549192","https://openalex.org/W2602816542"],"related_works":["https://openalex.org/W2159103767","https://openalex.org/W1922599229","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871"],"abstract_inverted_index":{"With":[0],"the":[1,64,102,135,153,156,182],"growing":[2],"density":[3],"and":[4,167,202],"shrinking":[5],"feature":[6],"size":[7],"of":[8,24,29,49,53,87,101,131,141,155,188,195,198,205],"modern":[9],"semiconductors,":[10],"it":[11],"is":[12],"increasingly":[13,34],"difficult":[14],"to":[15,36,40,58,66,110,144],"manufacture":[16],"defect":[17],"free":[18],"semiconductors":[19],"that":[20,114,126,197],"maintain":[21],"acceptable":[22],"levels":[23],"reliability":[25],"for":[26,45,76,172],"long":[27],"periods":[28],"time.":[30,50],"These":[31],"systems":[32],"are":[33,162],"susceptible":[35],"wear-out":[37,81],"by":[38,62,83],"failing":[39],"meet":[41],"their":[42],"operational":[43],"specifications":[44],"an":[46],"extended":[47],"period":[48],"The":[51,139,159,175],"reconfigurability":[52],"FPGAs":[54],"can":[55,92],"be":[56,124],"used":[57],"repair":[59,88,93,120,132,148,177,189],"post-manufacturing":[60],"faults":[61,82],"configuring":[63],"FPGA":[65,78,157],"avoid":[67,115],"a":[68,74,85,94,128,146,185,192,199],"damaged":[69],"resource.":[70],"This":[71,104],"paper":[72,183],"presents":[73],"method":[75],"repairing":[77],"devices":[79],"with":[80,168,203],"precomputing":[84],"set":[86,130,149,187],"circuits":[89,113,190,204],"that,":[90],"collectively,":[91],"fault":[95],"found":[96],"in":[97,181],"any":[98],"logic":[99,108,117],"block":[100],"FPGA.":[103],"approach":[105,179],"relies":[106],"on":[107,152],"placement":[109,121,137,178],"create":[111,145],"\"repair\"":[112],"specific":[116],"blocks.":[118],"Three":[119],"algorithms":[122,161],"will":[123],"presented":[125],"generate":[127],"complete":[129,147],"designs":[133],"during":[134],"conventional":[136,200],"process.":[138],"number":[140],"repairs":[142],"needed":[143],"depends":[150],"heavily":[151],"utilization":[154],"resources.":[158],"three":[160],"tested":[163],"against":[164],"several":[165],"benchmarks":[166],"multiple":[169],"area":[170],"constraints":[171],"each":[173],"benchmark.":[174],"best":[176],"described":[180],"generates":[184],"full":[186],"at":[191],"computation":[193],"cost":[194],"16X":[196],"placer":[201],"comparable":[206],"quality.":[207]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}