{"id":"https://openalex.org/W2158101706","doi":"https://doi.org/10.1145/2435264.2435281","title":"GROK-LAB","display_name":"GROK-LAB","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2158101706","doi":"https://doi.org/10.1145/2435264.2435281","mag":"2158101706"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435281","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435281","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068241166","display_name":"Benjamin Gojman","orcid":null},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Benjamin Gojman","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003803385","display_name":"Sirisha Nalmela","orcid":null},"institutions":[{"id":"https://openalex.org/I1339145263","display_name":"Juniper Networks (United States)","ror":"https://ror.org/02pwct569","country_code":"US","type":"company","lineage":["https://openalex.org/I1339145263"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sirisha Nalmela","raw_affiliation_strings":["Juniper Networks, Westford, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Juniper Networks, Westford, MA, USA","institution_ids":["https://openalex.org/I1339145263"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100896018","display_name":"Nikil Mehta","orcid":null},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikil Mehta","raw_affiliation_strings":["California Institute of Technology, Pasadena, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"California Institute of Technology, Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066791035","display_name":"Nicholas Howarth","orcid":"https://orcid.org/0000-0003-1035-8885"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nicholas Howarth","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087585086","display_name":"Andr\u00e9 DeHon","orcid":"https://orcid.org/0000-0001-9177-7699"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 DeHon","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5068241166"],"corresponding_institution_ids":["https://openalex.org/I79576946"],"apc_list":null,"apc_paid":null,"fwci":1.68,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.86364218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"81","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8773078918457031},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6821704506874084},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.6787726879119873},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6733914017677307},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5393471717834473},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5114273428916931},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5080339908599854},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.48193931579589844},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.47626563906669617},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.4661836326122284},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4386255145072937},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3783186674118042},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3724626302719116},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3458482027053833},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2822108864784241},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23378220200538635},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17867806553840637},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11566996574401855},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0824175775051117}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8773078918457031},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6821704506874084},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.6787726879119873},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6733914017677307},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5393471717834473},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5114273428916931},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5080339908599854},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.48193931579589844},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47626563906669617},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.4661836326122284},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4386255145072937},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3783186674118042},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3724626302719116},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3458482027053833},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2822108864784241},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23378220200538635},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17867806553840637},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11566996574401855},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0824175775051117},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435281","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435281","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W2005671831","https://openalex.org/W2008694370","https://openalex.org/W2022202043","https://openalex.org/W2033756824","https://openalex.org/W2054335665","https://openalex.org/W2079994617","https://openalex.org/W2098762322","https://openalex.org/W2099278122","https://openalex.org/W2108165851","https://openalex.org/W2116775565","https://openalex.org/W2125433130","https://openalex.org/W2131581217","https://openalex.org/W2135291295","https://openalex.org/W2153552399","https://openalex.org/W2166290916","https://openalex.org/W2207955354","https://openalex.org/W2275304190","https://openalex.org/W3143002681","https://openalex.org/W3150169397","https://openalex.org/W4249971531","https://openalex.org/W6792412695"],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W2003435315","https://openalex.org/W2024574431","https://openalex.org/W4239932082","https://openalex.org/W2083030004","https://openalex.org/W2140645577","https://openalex.org/W2460159704","https://openalex.org/W2477477398","https://openalex.org/W2113469110","https://openalex.org/W2160859600"],"abstract_inverted_index":{"Timing":[0,51,77,150],"Extraction":[1,52,78],"identifies":[2],"the":[3,15,27,35,45,60,62,69,73,80,96,109,126,192],"delay":[4,16,63,97],"of":[5,17,26,34,39,64,68,95,111,119,136,147,194],"fine-grained":[6,28],"components":[7,105,141],"within":[8],"an":[9,86,143],"FPGA.":[10,46,74],"From":[11],"these":[12,49],"computed":[13],"delays,":[14,50],"any":[18],"path":[19],"can":[20],"be":[21],"calculated.":[22],"Moreover,":[23],"a":[24,31,65,93,112,117,165,185],"comparison":[25],"delays":[29,107],"allows":[30],"detailed":[32],"understanding":[33],"amount":[36],"and":[37,174],"type":[38],"process":[40,129],"variation":[41,135,175],"that":[42,125,154,188],"exists":[43],"in":[44,59,72,164],"To":[47],"obtain":[48,92],"measures,":[53],"using":[54],"only":[55],"resources":[56],"already":[57],"available":[58],"FPGA,":[61,170],"small":[66],"subset":[67],"total":[70],"paths":[71,171],"We":[75],"apply":[76],"to":[79,91,99,161,181],"Logic":[81],"Array":[82],"Block":[83],"(LAB)":[84],"on":[85,108,132],"Altera":[87],"Cyclone":[88,166],"III":[89],"FPGA":[90],"view":[94],"down":[98,173],"near":[100],"individual":[101],"LUT":[102],"granularity,":[103],"characterizing":[104],"with":[106,116,140],"order":[110],"few":[113],"hundred":[114],"picoseconds":[115],"resolution":[118],"\u00b13.2":[120],"ps.":[121,149],"This":[122],"information":[123],"reveals":[124],"65":[127],"nm":[128,169],"used":[130],"has,":[131],"average,":[133],"random":[134,195],"\u00c3/\u00bc":[137,178,182],"=":[138,179,183],"4.0%":[139],"having":[142],"average":[144],"maximum":[145],"spread":[146],"83":[148],"extraction":[151],"also":[152],"shows":[153],"as":[155],"VDD":[156,190],"decreases":[157],"from":[158,177],"1.2":[159],"V":[160,163],"0.9":[162],"IV":[167],"60":[168],"slow":[172],"increases":[176],"4.3%":[180],"5.8%,":[184],"clear":[186],"indication":[187],"lowering":[189],"magnifies":[191],"impact":[193],"variation.":[196]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2016-06-24T00:00:00"}