{"id":"https://openalex.org/W2141280299","doi":"https://doi.org/10.1145/2435264.2435273","title":"Polyhedral-based data reuse optimization for configurable computing","display_name":"Polyhedral-based data reuse optimization for configurable computing","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2141280299","doi":"https://doi.org/10.1145/2435264.2435273","mag":"2141280299"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435273","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040769038","display_name":"Louis-No\u00ebl Pouchet","orcid":"https://orcid.org/0000-0001-5103-3097"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Louis-Noel Pouchet","raw_affiliation_strings":["University of California Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100364122","display_name":"Peng Zhang","orcid":"https://orcid.org/0000-0002-3456-1848"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Zhang","raw_affiliation_strings":["University of California Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027517817","display_name":"P. Sadayappan","orcid":"https://orcid.org/0000-0002-4737-2034"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Sadayappan","raw_affiliation_strings":["Ohio State University, Columbus, OH, USA"],"affiliations":[{"raw_affiliation_string":"Ohio State University, Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5040769038"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":24.4203,"has_fulltext":false,"cited_by_count":163,"citation_normalized_percentile":{"value":0.99784687,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"29","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8801953792572021},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.7149653434753418},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6011166572570801},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5782495737075806},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5574326515197754},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5122451186180115},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.4842650294303894},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46509090065956116},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.436839759349823},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4286993145942688},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4275965094566345},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4205475449562073},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17694073915481567}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8801953792572021},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.7149653434753418},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6011166572570801},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5782495737075806},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5574326515197754},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5122451186180115},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.4842650294303894},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46509090065956116},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.436839759349823},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4286993145942688},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4275965094566345},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4205475449562073},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17694073915481567},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2435264.2435273","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.300.5694","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.300.5694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cadlab.cs.ucla.edu/~cong/papers/fpga13_2.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.370.3138","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.370.3138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cs.ucla.edu/~pouchet/doc/fpga-article.13.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W104652941","https://openalex.org/W1494930385","https://openalex.org/W1500117749","https://openalex.org/W1513554765","https://openalex.org/W1533393723","https://openalex.org/W1558370006","https://openalex.org/W1559283829","https://openalex.org/W1737297434","https://openalex.org/W1970141743","https://openalex.org/W1977813547","https://openalex.org/W1990525787","https://openalex.org/W2002918753","https://openalex.org/W2030934436","https://openalex.org/W2034761517","https://openalex.org/W2042629708","https://openalex.org/W2050199238","https://openalex.org/W2059843741","https://openalex.org/W2071110673","https://openalex.org/W2098925700","https://openalex.org/W2114522844","https://openalex.org/W2115572397","https://openalex.org/W2116963870","https://openalex.org/W2118325574","https://openalex.org/W2119609467","https://openalex.org/W2136515051","https://openalex.org/W2139143992","https://openalex.org/W2152337540","https://openalex.org/W2157273783","https://openalex.org/W2157828735","https://openalex.org/W2159360349","https://openalex.org/W2160664825","https://openalex.org/W2165972424","https://openalex.org/W2166029537","https://openalex.org/W2296218291","https://openalex.org/W2983923412","https://openalex.org/W3177522661","https://openalex.org/W3203568064","https://openalex.org/W4229866061"],"related_works":["https://openalex.org/W1908397450","https://openalex.org/W2135288949","https://openalex.org/W2110618453","https://openalex.org/W4241609064","https://openalex.org/W1485882819","https://openalex.org/W2040790775","https://openalex.org/W2150334230","https://openalex.org/W1511601046","https://openalex.org/W4200398905","https://openalex.org/W217231416"],"abstract_inverted_index":{"Many":[0],"applications,":[1],"such":[2,76],"as":[3,77],"medical":[4],"imaging,":[5],"generate":[6],"intensive":[7],"data":[8,36,57,83],"traffic":[9],"between":[10],"the":[11,19],"FPGA":[12],"and":[13,38,82],"off-chip":[14],"memory.":[15],"Significant":[16],"improvements":[17],"in":[18],"execution":[20],"time":[21],"can":[22],"be":[23],"achieved":[24],"with":[25,33],"effective":[26],"utilization":[27],"of":[28],"on-chip":[29],"(scratchpad)":[30],"memories,":[31],"associated":[32],"careful":[34],"software-based":[35],"reuse":[37,58],"communication":[39],"scheduling":[40],"techniques.":[41],"We":[42],"present":[43],"a":[44],"fully":[45],"automated":[46],"C-to-FPGA":[47],"framework":[48,54,69],"to":[49],"address":[50],"this":[51],"problem.":[52],"Our":[53],"effectively":[55],"implements":[56,71],"through":[59],"aggressive":[60],"loop":[61,80],"transformation-based":[62],"program":[63],"restructuring.":[64],"In":[65],"addition,":[66],"our":[67],"proposed":[68],"automatically":[70],"critical":[72],"optimizations":[73],"for":[74],"performance":[75],"task-level":[78],"parallelization,":[79],"pipelining,":[81],"prefetching.":[84]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":19},{"year":2017,"cited_by_count":15},{"year":2016,"cited_by_count":25},{"year":2015,"cited_by_count":26},{"year":2014,"cited_by_count":21},{"year":2013,"cited_by_count":5}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}