{"id":"https://openalex.org/W1976150142","doi":"https://doi.org/10.1145/2435264.2435272","title":"Towards simulator-like observability for FPGAs","display_name":"Towards simulator-like observability for FPGAs","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W1976150142","doi":"https://doi.org/10.1145/2435264.2435272","mag":"1976150142"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435272","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025451600","display_name":"Eddie Hung","orcid":"https://orcid.org/0000-0001-7670-116X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Eddie Hung","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025451600"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":7.2499,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.97250246,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7736638784408569},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.6392319202423096},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6134876012802124},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5288553833961487},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.5084244608879089},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5035223364830017},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5002570152282715},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4823879301548004},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4460679292678833},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.44306617975234985},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42015668749809265},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.42000335454940796},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38024505972862244},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.35072559118270874}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7736638784408569},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.6392319202423096},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6134876012802124},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5288553833961487},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.5084244608879089},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5035223364830017},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5002570152282715},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4823879301548004},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4460679292678833},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.44306617975234985},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42015668749809265},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.42000335454940796},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38024505972862244},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.35072559118270874},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435272","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320283","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1971679152","https://openalex.org/W2002528607","https://openalex.org/W2032699516","https://openalex.org/W2067272463","https://openalex.org/W2076375531","https://openalex.org/W2088256110","https://openalex.org/W2105993342","https://openalex.org/W2107662612","https://openalex.org/W2129745413","https://openalex.org/W2130934470","https://openalex.org/W2138383740","https://openalex.org/W2141261568","https://openalex.org/W2275304190","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2046459260","https://openalex.org/W2765830098","https://openalex.org/W2967463586","https://openalex.org/W2039899645","https://openalex.org/W2371342700","https://openalex.org/W2327110311","https://openalex.org/W2363059241","https://openalex.org/W3215187042","https://openalex.org/W266342242","https://openalex.org/W2100439961"],"abstract_inverted_index":{"The":[0],"rising":[1],"complexity":[2],"of":[3,13,59,110,127,135],"verification":[4],"has":[5],"led":[6],"to":[7,48,62,80,85,133],"an":[8],"increase":[9],"in":[10,68,140],"the":[11,92,136],"use":[12],"FPGA":[14],"prototyping,":[15],"which":[16,41],"can":[17,42,94,130],"run":[18],"at":[19,66,90],"significantly":[20],"higher":[21,27],"operating":[22],"frequencies":[23],"and":[24,114],"achieve":[25],"much":[26],"coverage":[28],"than":[29,54,142],"logic":[30],"simulations.":[31],"However,":[32],"a":[33,56,74,96],"key":[34],"challenge":[35],"is":[36,78],"observability":[37],"into":[38],"these":[39],"devices,":[40],"be":[43,131],"solved":[44],"by":[45,115],"embedding":[46],"trace-buffers":[47],"record":[49],"on-chip":[50,83,87,128],"signal":[51,97],"values.":[52],"Rather":[53],"connecting":[55],"predetermined":[57],"subset":[58,98,126],"circuits":[60],"signals":[61,84,129],"dedicated":[63],"trace-buffer":[64,138],"inputs":[65],"compile-time,":[67],"this":[69,107],"work":[70],"we":[71,105,122],"propose":[72],"that":[73,124],"virtual":[75],"overlay":[76],"network":[77,108],"built":[79],"multiplex":[81],"all":[82,86],"trace-buffers.":[88],"Subsequently,":[89],"debug-time,":[91],"designer":[93],"choose":[95],"for":[99],"observation.":[100],"To":[101],"minimize":[102],"its":[103],"overhead,":[104],"build":[106],"out":[109],"unused":[111],"routing":[112],"multiplexers,":[113],"using":[116],"optimal":[117],"bipartite":[118],"graph":[119],"matching":[120],"techniques,":[121],"show":[123],"any":[125],"connected":[132],"80-90%":[134],"maximum":[137],"capacity":[139],"less":[141],"50":[143],"seconds.":[144]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}