{"id":"https://openalex.org/W2032609466","doi":"https://doi.org/10.1145/2435264.2435269","title":"High-level synthesis with LegUp","display_name":"High-level synthesis with LegUp","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2032609466","doi":"https://doi.org/10.1145/2435264.2435269","mag":"2032609466"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435269","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102840804","display_name":"Stephen D. Brown","orcid":"https://orcid.org/0009-0009-8329-1504"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Stephen D. Brown","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038492147","display_name":"Andrew Canis","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew Canis","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026555886","display_name":"Jongsok Choi","orcid":"https://orcid.org/0000-0002-7775-9176"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jongsok Choi","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102812429"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.09945541,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7882744073867798},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7536851763725281},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.7419404983520508},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6821398735046387},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6008673906326294},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5623612403869629},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5337384939193726},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5289105176925659},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48468998074531555},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.41898733377456665},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3557230830192566},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32181668281555176},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19338440895080566}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7882744073867798},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7536851763725281},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.7419404983520508},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6821398735046387},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6008673906326294},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5623612403869629},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5337384939193726},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5289105176925659},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48468998074531555},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.41898733377456665},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3557230830192566},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32181668281555176},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19338440895080566},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435269","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2018055497","https://openalex.org/W2057807751"],"related_works":["https://openalex.org/W3082894236","https://openalex.org/W1838930658","https://openalex.org/W3213800328","https://openalex.org/W1986004968","https://openalex.org/W2805359884","https://openalex.org/W2186315912","https://openalex.org/W4252566889","https://openalex.org/W2427933582","https://openalex.org/W2612099726","https://openalex.org/W2531450434"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1,98,166],"(HLS)":[2],"has":[3],"been":[4],"gaining":[5],"traction":[6],"recently":[7],"as":[8,35,127,129],"a":[9,62,66,82,87,130,156],"design":[10],"methodology":[11],"for":[12,52,136,142,163],"FPGAs,":[13],"with":[14,90],"the":[15,19,28,31,56,79,97,102,122,144],"promise":[16],"of":[17,21,33,58,99,101,139,146],"raising":[18],"productivity":[20],"FPGA":[22],"hardware":[23],"designers,":[24],"and":[25,114,133,141],"ultimately,":[26],"opening":[27],"door":[29],"to":[30,70,77,81,105],"use":[32],"FPGAs":[34,53],"computing":[36],"devices":[37],"targetable":[38],"by":[39],"software":[40],"engineers.":[41],"In":[42],"this":[43],"tutorial,":[44],"we":[45],"introduce":[46],"LegUp,":[47,61],"an":[48],"open-source":[49],"HLS":[50,124],"tool":[51],"developed":[54],"at":[55,153],"University":[57],"Toronto.":[59],"With":[60],"user":[63],"can":[64,75,160],"compile":[65,78],"C":[67,103],"program":[68,80],"completely":[69],"hardware,":[71,106],"or":[72,92],"alternately,":[73],"he/she":[74],"choose":[76],"hybrid":[83],"hardware/software":[84],"system":[85],"comprising":[86],"processor":[88],"along":[89],"one":[91],"more":[93],"accelerators.":[94],"LegUp":[95,119,149],"supports":[96],"most":[100],"language":[104],"including":[107],"loops,":[108],"structs,":[109],"multi-dimensional":[110],"arrays,":[111],"pointer":[112],"arithmetic,":[113],"floating":[115],"point":[116],"operations.":[117],"The":[118],"distribution":[120],"includes":[121],"CHStone":[123],"benchmark":[125],"suite,":[126],"well":[128],"test":[131],"suite":[132],"associated":[134],"infrastructure":[135],"measuring":[137],"quality":[138],"results,":[140],"verifying":[143],"functionality":[145],"LegUp-generated":[147],"circuits.":[148],"is":[150],"freely":[151],"downloadable":[152],"www.legup.org,":[154],"providing":[155],"powerful":[157],"platform":[158],"that":[159],"be":[161],"leveraged":[162],"new":[164],"high-level":[165],"research.":[167]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}