{"id":"https://openalex.org/W2066914818","doi":"https://doi.org/10.1145/2435264.2435268","title":"Harnessing the power of FPGAs using altera's OpenCL compiler","display_name":"Harnessing the power of FPGAs using altera's OpenCL compiler","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2066914818","doi":"https://doi.org/10.1145/2435264.2435268","mag":"2066914818"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435268","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435268","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038572733","display_name":"Deshanand P. Singh","orcid":"https://orcid.org/0009-0003-4968-4343"},"institutions":[{"id":"https://openalex.org/I4210150916","display_name":"Alterra Power (Canada)","ror":"https://ror.org/04kzfav20","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210150916"]},{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["CA","US"],"is_corresponding":true,"raw_author_name":"Deshanand P. Singh","raw_affiliation_strings":["Altera Corporation, Toronto, Canada","Altera Corporation, Toronto, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, Toronto, Canada","institution_ids":["https://openalex.org/I4210150916"]},{"raw_affiliation_string":"Altera Corporation, Toronto, Canada#TAB#","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029553635","display_name":"Tomasz Czajkowski","orcid":"https://orcid.org/0000-0002-3449-2096"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]},{"id":"https://openalex.org/I4210150916","display_name":"Alterra Power (Canada)","ror":"https://ror.org/04kzfav20","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210150916"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Tomasz S. Czajkowski","raw_affiliation_strings":["Altera Corporation, Toronto, Canada","Altera Corporation, Toronto, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, Toronto, Canada","institution_ids":["https://openalex.org/I4210150916"]},{"raw_affiliation_string":"Altera Corporation, Toronto, Canada#TAB#","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110939130","display_name":"Andrew C. Ling","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150916","display_name":"Alterra Power (Canada)","ror":"https://ror.org/04kzfav20","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210150916"]},{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Andrew Ling","raw_affiliation_strings":["Altera Corporation, Toronto, Canada","Altera Corporation, Toronto, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, Toronto, Canada","institution_ids":["https://openalex.org/I4210150916"]},{"raw_affiliation_string":"Altera Corporation, Toronto, Canada#TAB#","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038572733"],"corresponding_institution_ids":["https://openalex.org/I22433950","https://openalex.org/I4210150916"],"apc_list":null,"apc_paid":null,"fwci":1.8913,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.86036961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8389327526092529},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.809317946434021},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7864710092544556},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5490192174911499},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4425515830516815},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42040205001831055},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28913429379463196}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8389327526092529},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.809317946434021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7864710092544556},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5490192174911499},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4425515830516815},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42040205001831055},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28913429379463196}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2435264.2435268","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435268","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2479014312","https://openalex.org/W1583465708","https://openalex.org/W1604898313","https://openalex.org/W1541585229","https://openalex.org/W1601646354","https://openalex.org/W4235959758","https://openalex.org/W4245265375","https://openalex.org/W2078700326","https://openalex.org/W2114354660","https://openalex.org/W2122914389"],"abstract_inverted_index":{"In":[0,112],"recent":[1],"years,":[2],"Field-Programmable":[3],"Gate":[4],"Arrays":[5],"have":[6],"become":[7],"extremely":[8],"powerful":[9],"computational":[10],"platforms":[11],"that":[12,123,149,153,173],"can":[13],"efficiently":[14],"solve":[15],"many":[16],"complex":[17],"problems.":[18],"The":[19,45],"most":[20],"modern":[21,92],"FPGAs":[22,48,107,128],"comprise":[23],"effectively":[24],"millions":[25],"of":[26,36,47,68,106,132,160,180],"programmable":[27,70],"elements,":[28],"signal":[29],"processing":[30],"elements":[31],"and":[32,58,103],"high-speed":[33],"interfaces,":[34],"all":[35],"which":[37,60],"are":[38,85],"necessary":[39],"to":[40,63,78,87,120,126,135,156,176],"deliver":[41],"a":[42,76,96,109,130,168,177],"complete":[43],"solution.":[44],"power":[46],"is":[49,95,140,174],"unlocked":[50],"via":[51],"low-level":[52],"programming":[53,90],"languages":[54,74],"such":[55],"as":[56],"VHDL":[57],"Verilog,":[59],"allow":[61,124],"designers":[62,155],"explicitly":[64],"specify":[65],"the":[66,104,117,161],"behavior":[67],"each":[69],"element.":[71],"While":[72],"these":[73],"provide":[75],"means":[77],"create":[79],"highly":[80],"efficient":[81],"logic":[82],"circuits,":[83],"they":[84],"akin":[86],"\"assembly":[88],"language\"":[89],"for":[91,100],"processors.":[93],"This":[94],"serious":[97],"limiting":[98],"factor":[99],"both":[101],"productivity":[102],"adoption":[105],"on":[108,147],"wider":[110],"scale.":[111],"this":[113],"talk,":[114],"we":[115],"use":[116],"OpenCL":[118,139],"language":[119,145,172],"explore":[121],"techniques":[122],"us":[125],"program":[127],"at":[129],"level":[131],"abstraction":[133],"closer":[134],"traditional":[136],"software-centric":[137],"approaches.":[138],"an":[141],"industry":[142],"standard":[143],"parallel":[144],"based":[146],"'C'":[148],"offers":[150],"numerous":[151],"advantages":[152],"enable":[154],"take":[157],"full":[158],"advantage":[159],"capabilities":[162],"offered":[163],"by":[164],"FPGAs,":[165],"while":[166],"providing":[167],"high-level":[169],"design":[170],"entry":[171],"familiar":[175],"wide":[178],"range":[179],"programmers.":[181]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}