{"id":"https://openalex.org/W2010498307","doi":"https://doi.org/10.1145/2432516.2432520","title":"Prototyping hardware support for irregular applications","display_name":"Prototyping hardware support for irregular applications","publication_year":2013,"publication_date":"2013-01-21","ids":{"openalex":"https://openalex.org/W2010498307","doi":"https://doi.org/10.1145/2432516.2432520","mag":"2010498307"},"language":"en","primary_location":{"id":"doi:10.1145/2432516.2432520","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2432516.2432520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2013 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3438742","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049942674","display_name":"Marco Ceriani","orcid":"https://orcid.org/0000-0002-4498-5863"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Marco Ceriani","raw_affiliation_strings":["Pacific Northwest National Laboratory, Richland, WA","Pacific Northwest National Laboratory, Richland, WA#TAB#"],"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA","institution_ids":["https://openalex.org/I142606810"]},{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA#TAB#","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081406299","display_name":"Simone Secchi","orcid":"https://orcid.org/0000-0002-8539-1578"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Simone Secchi","raw_affiliation_strings":["Universit\u00e0 di Cagliari, Cagliari, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 di Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041853964","display_name":"Antonino Tumeo","orcid":"https://orcid.org/0000-0001-9452-120X"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Antonino Tumeo","raw_affiliation_strings":["Pacific Northwest National Laboratory, Richland, WA","Pacific Northwest National Laboratory, Richland, WA#TAB#"],"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA","institution_ids":["https://openalex.org/I142606810"]},{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA#TAB#","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111373927","display_name":"Oreste Villa","orcid":null},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Oreste Villa","raw_affiliation_strings":["Pacific Northwest National Laboratory, Richland, WA","Pacific Northwest National Laboratory, Richland, WA#TAB#"],"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA","institution_ids":["https://openalex.org/I142606810"]},{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA#TAB#","institution_ids":["https://openalex.org/I142606810"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5049942674"],"corresponding_institution_ids":["https://openalex.org/I142606810"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0830283,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7531070113182068},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.744481086730957},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.7219454050064087},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6994035840034485},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6247307062149048},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5659208297729492},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.4879609942436218},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4774342477321625},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4367036819458008},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.4144653081893921},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4103427231311798},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33929550647735596},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20259520411491394},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1659410297870636},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14050444960594177},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.12814640998840332},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.12546494603157043}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7531070113182068},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.744481086730957},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.7219454050064087},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6994035840034485},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6247307062149048},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5659208297729492},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.4879609942436218},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4774342477321625},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4367036819458008},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.4144653081893921},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4103427231311798},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33929550647735596},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20259520411491394},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1659410297870636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14050444960594177},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.12814640998840332},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.12546494603157043},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2432516.2432520","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2432516.2432520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2013 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools","raw_type":"proceedings-article"},{"id":"pmh:oai:zenodo.org:3438742","is_oa":true,"landing_page_url":"https://zenodo.org/record/3438742","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3438742","is_oa":true,"landing_page_url":"https://zenodo.org/record/3438742","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W138179180","https://openalex.org/W1936682962","https://openalex.org/W1985662998","https://openalex.org/W2026320578","https://openalex.org/W2092070931","https://openalex.org/W2094324761","https://openalex.org/W2096864363","https://openalex.org/W2103206828","https://openalex.org/W2104825709","https://openalex.org/W2114097755","https://openalex.org/W2119543864","https://openalex.org/W2124495571","https://openalex.org/W2131017602","https://openalex.org/W2133250609","https://openalex.org/W2135491165","https://openalex.org/W2136084694","https://openalex.org/W2150412589","https://openalex.org/W2155764480","https://openalex.org/W2161522487","https://openalex.org/W2163691271","https://openalex.org/W2163715620","https://openalex.org/W2164264749","https://openalex.org/W2165301438","https://openalex.org/W2911671798","https://openalex.org/W4244381167","https://openalex.org/W4251534053"],"related_works":["https://openalex.org/W1996847729","https://openalex.org/W2086408809","https://openalex.org/W2059100687","https://openalex.org/W3015414207","https://openalex.org/W2376279167","https://openalex.org/W1579269313","https://openalex.org/W2130639977","https://openalex.org/W2989640836","https://openalex.org/W2375098635","https://openalex.org/W2153122643"],"abstract_inverted_index":{"The":[0,35],"use":[1],"of":[2,15,55,68,80,101],"FPGA":[3,74],"platforms":[4],"developed":[5],"with":[6,60],"off-the-shelf":[7],"soft":[8],"cores":[9],"has":[10],"recently":[11],"emerged":[12],"as":[13],"one":[14],"the":[16,66,69,99],"most":[17],"promising":[18],"fast":[19],"prototyping":[20],"approaches":[21],"to":[22,38,43,65,97],"design,":[23],"evaluate":[24],"and":[25,32],"validate":[26],"new":[27,70],"architectural":[28],"components":[29],"for":[30],"multi-":[31],"many-core":[33],"processors.":[34],"approach":[36],"appears":[37],"provide":[39],"valuable":[40],"benefits:":[41],"optimizations":[42],"complex":[44],"designs":[45,82],"can":[46],"be":[47],"evaluated":[48],"directly":[49],"in":[50],"hardware,":[51],"at":[52],"speeds":[53],"hundreds":[54],"times":[56],"faster":[57],"than":[58],"simulation,":[59],"efforts":[61],"apparently":[62],"limited":[63],"only":[64],"development":[67],"components.":[71],"However,":[72],"current":[73],"toolchains":[75],"that":[76],"allow":[77],"quick":[78],"deployment":[79],"system-on-chip":[81],"still":[83],"have":[84],"troubles":[85],"when":[86],"implementing":[87],"multiprocessor":[88],"designs.":[89],"Often,":[90],"a":[91],"significant":[92],"effort":[93],"is":[94],"also":[95],"required":[96],"address":[98],"limitations":[100],"these":[102],"toolchains.":[103]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}