{"id":"https://openalex.org/W2006236147","doi":"https://doi.org/10.1145/2429384.2429409","title":"Maze routing algorithms with exact matching constraints for analog and mixed signal designs","display_name":"Maze routing algorithms with exact matching constraints for analog and mixed signal designs","publication_year":2012,"publication_date":"2012-11-05","ids":{"openalex":"https://openalex.org/W2006236147","doi":"https://doi.org/10.1145/2429384.2429409","mag":"2006236147"},"language":"en","primary_location":{"id":"doi:10.1145/2429384.2429409","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2429384.2429409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103071783","display_name":"Muhammet Mustafa \u00d6zdal","orcid":"https://orcid.org/0000-0002-6239-9622"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Muhammet Mustafa Ozdal","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR","Strategic CAD Lab, Intel Corporation, Hillsboro OR 97124#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Lab, Intel Corporation, Hillsboro OR 97124#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087624505","display_name":"Renato Hentschke","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Renato Fernandes Hentschke","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR","Core CAD Technologies, Intel Corporation, Hillsboro, OR 97124"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Core CAD Technologies, Intel Corporation, Hillsboro, OR 97124","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103071783"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.473,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.83244583,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"130","last_page":"136"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7540868520736694},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6662312746047974},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6617452502250671},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5490489602088928},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5425309538841248},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5034791827201843},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5028671622276306},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.47991546988487244},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.4473617374897003},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4413200616836548},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.4261781573295593},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34107351303100586},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.24487125873565674},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1774197220802307},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17052918672561646},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1658708155155182},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15568071603775024},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13564267754554749},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08107686042785645}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7540868520736694},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6662312746047974},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6617452502250671},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5490489602088928},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5425309538841248},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5034791827201843},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5028671622276306},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.47991546988487244},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.4473617374897003},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4413200616836548},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.4261781573295593},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34107351303100586},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.24487125873565674},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1774197220802307},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17052918672561646},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1658708155155182},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15568071603775024},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13564267754554749},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08107686042785645},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2429384.2429409","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2429384.2429409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1550639219","https://openalex.org/W1997134428","https://openalex.org/W2000200644","https://openalex.org/W2028326940","https://openalex.org/W2045697850","https://openalex.org/W2146519106","https://openalex.org/W2147555712","https://openalex.org/W2151933980","https://openalex.org/W2165465743","https://openalex.org/W2165849611","https://openalex.org/W3148657002","https://openalex.org/W4245484162","https://openalex.org/W6684047219"],"related_works":["https://openalex.org/W1963752043","https://openalex.org/W4245048161","https://openalex.org/W2333713408","https://openalex.org/W2344471543","https://openalex.org/W4298123071","https://openalex.org/W3011780204","https://openalex.org/W308366843","https://openalex.org/W4252660273","https://openalex.org/W2006236147","https://openalex.org/W3111845806"],"abstract_inverted_index":{"Design":[0],"automation":[1],"for":[2,31,58,74],"analog":[3,13,32],"and":[4,14,33],"mixed":[5,34],"signal":[6,35],"designs":[7,36],"has":[8],"become":[9],"more":[10,91],"important,":[11],"as":[12],"digital":[15],"components":[16],"are":[17],"integrated":[18],"on":[19],"the":[20,69,80,95,113,125],"same":[21],"system-on-chips":[22],"(SOCs).":[23],"Exact":[24],"route":[25],"matching":[26,56],"is":[27],"an":[28],"important":[29],"constraint":[30],"with":[37],"non-uniform":[38],"metal":[39],"stacks.":[40],"In":[41],"this":[42],"paper,":[43],"we":[44],"propose":[45,63],"a":[46,64,90],"constrained-path":[47],"based":[48],"maze":[49,71],"routing":[50,72,82],"algorithm":[51,73,115],"that":[52,67,112],"can":[53],"handle":[54],"exact":[55],"constraints":[57],"multiple":[59],"nets.":[60],"We":[61],"also":[62],"scalable":[65],"framework":[66],"utilizes":[68],"proposed":[70,84,114],"realistic":[75],"problem":[76],"sizes.":[77],"Compared":[78],"to":[79,101,104,117,124],"pattern":[81],"algorithms":[83,88],"recently":[85],"[8],":[86],"our":[87],"allow":[89],"thorough":[92],"exploration":[93],"of":[94],"solution":[96],"space":[97],"by":[98],"allowing":[99],"bends":[100],"be":[102],"inserted":[103],"avoid":[105],"congested":[106],"regions.":[107],"The":[108],"experimental":[109],"study":[110],"demonstrates":[111],"leads":[116],"significant":[118],"reductions":[119],"in":[120],"congestion":[121],"costs":[122],"compared":[123],"previous":[126],"algorithm.":[127]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}