{"id":"https://openalex.org/W2039829692","doi":"https://doi.org/10.1145/2429384.2429399","title":"Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture","display_name":"Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture","publication_year":2012,"publication_date":"2012-11-05","ids":{"openalex":"https://openalex.org/W2039829692","doi":"https://doi.org/10.1145/2429384.2429399","mag":"2039829692"},"language":"en","primary_location":{"id":"doi:10.1145/2429384.2429399","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2429384.2429399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008805330","display_name":"Minje Jun","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minje Jun","raw_affiliation_strings":["Yonsei University, Seoul, Korea","School of Electrical and Electronic Engineering, Yonsei University , Seoul , Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University , Seoul , Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039556348","display_name":"Myoung\u2010Jin Kim","orcid":"https://orcid.org/0000-0001-5450-4050"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Myoung-Jin Kim","raw_affiliation_strings":["Yonsei University, Seoul, Korea","School of Electrical and Electronic Engineering, Yonsei University , Seoul , Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University , Seoul , Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084016800","display_name":"Eui-Young Chung","orcid":"https://orcid.org/0000-0003-2013-8763"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eui-Young Chung","raw_affiliation_strings":["Yonsei University, Seoul, Korea","School of Electrical and Electronic Engineering, Yonsei University , Seoul , Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University , Seoul , Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2358,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.88364881,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.914429783821106},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7502821683883667},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5762509107589722},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5615339279174805},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5392547845840454},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5308759212493896},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5218714475631714},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5053260922431946},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4896131157875061},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4880427420139313},{"id":"https://openalex.org/keywords/homogeneous","display_name":"Homogeneous","score":0.4787420630455017},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4395201504230499},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.31009936332702637},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2777490019798279},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.22569414973258972},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.161075621843338},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09879329800605774}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.914429783821106},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7502821683883667},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5762509107589722},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5615339279174805},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5392547845840454},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5308759212493896},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5218714475631714},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5053260922431946},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4896131157875061},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4880427420139313},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.4787420630455017},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4395201504230499},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.31009936332702637},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2777490019798279},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.22569414973258972},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.161075621843338},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09879329800605774},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2429384.2429399","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2429384.2429399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3199400676","display_name":null,"funder_award_id":"2011-00264542011-0027625","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1768994003","https://openalex.org/W2025668756","https://openalex.org/W2046995247","https://openalex.org/W2071208935","https://openalex.org/W2077105843","https://openalex.org/W2083594031","https://openalex.org/W2107772170","https://openalex.org/W2109321893","https://openalex.org/W2113341980","https://openalex.org/W2120421514","https://openalex.org/W2122636510","https://openalex.org/W2130418369","https://openalex.org/W2131413854","https://openalex.org/W2131779460","https://openalex.org/W2137218805","https://openalex.org/W2138661001","https://openalex.org/W2149142646","https://openalex.org/W2151937931","https://openalex.org/W2160941272","https://openalex.org/W2169783318","https://openalex.org/W2226196734","https://openalex.org/W4231734693"],"related_works":["https://openalex.org/W2516517078","https://openalex.org/W2150909864","https://openalex.org/W4382618825","https://openalex.org/W2161286015","https://openalex.org/W4386903460","https://openalex.org/W2900372418","https://openalex.org/W2924367614","https://openalex.org/W4211178602","https://openalex.org/W2106019019","https://openalex.org/W2077105843"],"abstract_inverted_index":{"Various":[0],"computational":[1,94],"requirements":[2,85],"of":[3,22,77,86,130,177],"real-world":[4,87],"applications":[5,88],"have":[6,65],"leveraged":[7],"moving":[8],"to":[9,53,72,166],"heterogeneous":[10,138],"chip":[11],"multiprocessors":[12],"(CMPs)":[13],"from":[14],"homogeneous":[15],"ones.":[16],"In":[17],"the":[18,34,40,69,74,82,93,108,117,127,131,147,157,167,171],"meantime,":[19],"three-dimensional":[20],"integration":[21],"DRAMs":[23],"and":[24,116,175],"processors":[25],"using":[26],"Through":[27],"Silicon":[28],"Vias":[29],"(TSVs)":[30],"has":[31],"emerged":[32],"as":[33,92],"most":[35,60],"viable":[36],"solution":[37],"for":[38,121,136,146,170],"breaking":[39],"memory":[41,50,70,83,123],"wall":[42],"in":[43],"CMP":[44],"environment":[45],"by":[46,161],"bringing":[47],"much":[48],"higher":[49],"bandwidth":[51,71],"compared":[52,165],"current":[54],"PCB":[55],"level":[56],"processor-DRAM":[57],"integration.":[58],"However,":[59],"researches":[61],"on":[62,67,163],"3D-stacked":[63,104,149],"DRAM":[64,105,109,132,150],"focused":[66],"increasing":[68],"improve":[73],"overall":[75],"throughput":[76],"a":[78],"system,":[79],"even":[80],"though":[81],"access":[84],"are":[89,119],"various":[90],"just":[91],"requirements.":[95,124],"To":[96],"tackle":[97],"this":[98],"problem,":[99],"we":[100,140],"propose":[101,141],"an":[102,142],"asymmetric":[103,148],"architecture":[106,129],"where":[107],"die":[110],"is":[111,159],"divided":[112],"into":[113],"multiple":[114],"segments":[115,118],"optimized":[120],"different":[122,135,137],"Also,":[125],"since":[126],"optimal":[128],"can":[133],"be":[134],"CMPs,":[139],"automatic":[143],"synthesis":[144],"method":[145],"architecture.":[151],"The":[152],"experimental":[153],"results":[154],"show":[155],"that":[156],"area-power-product":[158],"reduced":[160],"65.1%":[162],"average":[164],"conventional":[168],"architectures":[169],"four":[172],"realistic":[173],"benchmarks":[174],"many":[176],"their":[178],"derivatives.":[179]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}